151 251A

Your Name (first last)

Circle One

SID

EECS 151/251A Fall 2020 Midterm 2

November 10, 2020

| Question | 1 | 2 | 3 | 4 | 5 | Total |
|-------------------|----|----|----|----|----|-------|
| Sugg. time (mins) | 15 | 15 | 15 | 20 | 15 | 80 |
| Max. points | 15 | 15 | 15 | 20 | 15 | 80 |

Exam Notes:

Before 3:40pm PST, you may set up your recording, print the exam or transfer it to another device as needed, etc., but you may NOT begin working.


You have 80 minutes to work, starting at 3:40pm PST and ending at 5:00pm PST.

Please keep the Google Doc page that you received at 3:30pm PST open during the exam. It contains the following information:

- 1. A link to the exam PDF
- 2. A form for exam questions and reporting technical difficulties
- 3. A form for your exam recording link
- 4. Gradescope submission link
- 5. Exam clarifications and errata
- 6. Summary of exam steps

Problem 1: Pipelining [15 points, 15 minutes]

Consider the in-order, single-issue 5-stage pipeline presented in lecture with combinational-read IMEM and DMEM. Assume we write to the register file in the first half of the clock cycle and read in the second half of the clock cycle (asynchronous write, asynchronous read), so we can read updated register values in the same cycle. In the diagram, we include forwarding paths (dashed lines) to eliminate some stalls.



Consider the following program. Assume that at the beginning of the program, R[a0] = 0x151515100, and that the integer 0x10 = 16 is stored at memory address 0x15151500.

(Clarification during exam: R[a0] = 0x15151500, not 0x151515100.)

(a) When we run this program on the CPU, how many stalls (NOPs) will be inserted between each pair of instructions? Count the number of stalls without the forwarding paths and with the forwarding paths. $1 \rightarrow 2$ means between the instructions on lines 1 and 2.

You may use the pipeline tables in the Appendix to help figure out the number of stalls, but only the table below will be graded.

| Instructions | No. of stalls (no forwarding) | No. of stalls (with forwarding) |
|-------------------|-------------------------------|---------------------------------|
| $1 \rightarrow 2$ | | |
| $2 \rightarrow 3$ | | |
| $3 \rightarrow 4$ | | |
| $4 \rightarrow 5$ | | |
| $5 \rightarrow 6$ | | |

Solution:

No forwarding:

 $1 \rightarrow 2$: 2. Instruction 2 can only exit the instruction decode/register read stage, it takes 2 cycles before instruction 1 starts writing the new value of t0 in the register file, which can then be read out by instruction 2 in the same cycle.

 $2 \rightarrow 3$: 0. Instruction 3 does not have any dependencies on instruction 2.

 $3 \rightarrow 4$: 2. Same reason as $1 \rightarrow 2$.

 $4 \rightarrow 5:$ 0. t1 already has the correct value by the time instruction 3 gets to the instruction decode/register read stage.

 $5 \rightarrow 6$: 2. The branch will be resolved in the execute stage, and at that point the next PC (PC+4) is immediately available. The instruction fetch, and instruction decode stages will be filled with NOPs in the meantime.

With forwarding: $1 \rightarrow 2$: 2. Does not change, since the value read out of DMEM doesn't get forwarded.

 $2 \to 3 : \ 0.$

 $3 \rightarrow 4$: 0. The result of the slli, in the memory stage, will be available to sw, in the execute stage, through the forwarding path.

 $4 \rightarrow 5$: 1. Despite the fact that t1 was immediately available to instruction 4, it is not immediately available to instruction 5, since there is no forwarding path from the writeback to execute stage. So, instruction 5 must stall for one cycle in the decode stage, inserting a NOP into the execute stage while instruction 3 is writing back.

 $5 \rightarrow 6$: 2. The forwarding path does not affect control hazards.

(b) Evaluate the following statements as true (T) or false (F).

i. _____ In the unforwarded datapath, if DMEM loads and stores took 3 cycles rather than 1, the number of cycles stalled between instructions 2 and 3 would increase.

Solution:

False. Instruction 3 has no dependency on instruction 2, so there would be no new NOPs inserted between the two instructions.

ii. _____ In the unforwarded datapath, if we moved the branch comparator to the decode stage, the number of cycles stalled between instructions 5 and 6 would decrease.

Solution:

True. Since the branch is not taken, we would now only have to insert a NOP in the instruction fetch stage, as the branch is resolved in the decode stage.

iii. _____ In the unforwarded datapath, combining the instruction fetch and instruction decode stages into one, resulting in a 4-stage pipeline, would eliminate some control hazards (i.e. it would fully remove the need for stalling in some cases).

Solution:

False. Branches still have to stall at least one cycle, and jumps must wait until the memory stage to get the PC for the next instruction.

iv. _____ Generally, pipelining increases the time it takes to execute a single instruction.

Solution:

True. First, the pipeline registers introduce overhead in the form of setup time and hold time that increase the time it takes for an instruction to propagate from PC to writeback. Second, it is unlikely that the pipeline stages are perfectly balanced. So, a 5-stage pipeline will have more than $\frac{1}{5}$ of the cycle time of an equivalent single-cycle processor. Pipelining does decrease the average amount of time taken per instruction, since it allows multiple parts of the processor to work in parallel. However, the question asks about a single instruction, not an average over many instructions. This illustrates the difference between latency and throughput.

Problem 2: CMOS Gate [15 points, 15 minutes]

In this problem, use the process that has $W_n = W_p = 1$ in a reference inverter, and $\gamma = 1$.


(a) Design a complex CMOS gate: $Y = \overline{(A+B) \cdot C + D}$. Size the transistors so that the gate has the same pull-up and pull-down strength as a reference inverter.

251A only: Also make sure the parasitic delay (P) is minimized in your design.

(b) Calculate the logic effort for each input (LE_A, LE_B, LE_C, LE_D) .

(c) **251A only:** Calculate the optimized parasitic delay *P*.





Sizing from worst-case path will guarantee the minimum overall area. In PMOS, A-B-D is the worst case and should be sized to 3. In NMOS, A/B-C is the worst case and should be sized to 2. The overall area (width) for PMOS is: 3 + 3 + 3 + 1.5 = 10.5.

$$LE_A = LE_B = \frac{3+2}{2} = 2.5$$
$$LE_C = \frac{1.5+2}{2} = 1.75$$
$$LE_D = \frac{3+1}{2} = 2$$
$$P = \frac{3+2+1}{2} = 3$$


To minimize parasitic delay, we need to reduce the total parasitic capacitance at the output node. Moving smaller sized transistors in serial to the output can help. For example, in the schematic above, if NMOS A//B switch with NMOS C, the parasitic delay will be P = (3+2+2+1)/2 = 4 instead.

We didn't require the minimum area in the description so other solutions will also be taken. For example, in PMOS network, if you size C and D to 2, then A in serial with B should have the same resistance with C, so A = B = 4 (1/4 + 1/4 = 1/2). The overall area for PMOS is: 4 + 4 + 2 + 2 = 12 > 10.5.

As long as the logic effort calculation matches your schematic, you'll also get full credit in the second (and third) part.

Problem 3: Path Delay [15 points, 15 minutes]

Size the gates in the circuit below for minimum path delay. The circuit is implemented in a process where $R_n = R_p$ and $\gamma = 1$. Gates sized as '1' have an input capacitance of 1. For the NOR3 gate, use LE = 2, P = 3. You may leave your answers as fractions. Show your work. *Hint:* $2^{10} = 1024$



$$A =$$

B =


$$C =$$

D =

Solution:

 $G = \frac{3}{2} * 1 * \frac{3}{2} * 1 * 2 = \frac{9}{2}$ B = 1 * 1 * 4 * 1 * 1 = 4 $F = \frac{512}{9}$ $H = \frac{9}{2} * 4 * \frac{512}{9} = 1024$ $SE = \sqrt[5]{1024} = 4$ $D = \frac{512}{9} * 2 * 1/4 = \frac{256}{9}$ $C = \frac{256}{9} * 1 * 1/4 = \frac{64}{9}$ $B = \frac{64}{9} * \frac{3}{2} * 1/4 = \frac{8}{3}$ $A = \frac{8}{3} * 1 * 4/4 = \frac{8}{3}$ $1 = \frac{8}{3} * \frac{3}{2} * 1/4 = \frac{1}{1}$

Problem 4: Elmore Delay [20 points, 20 minutes]



- (a) Find the resitance and total capacitance of wire 2 (w2) given the parameters below:
 - wire resistance $R_w = 0.2\Omega/\Box$
 - parallel plate capacitance $C_{pp} = 40 a F / (\mu m)^2$
 - fringing capacitance per each side of wire $C_{fr} = 18 a F / \mu m$

You may refer to the table of SI prefixes in the Appendix of this exam.


Solution:

$$\begin{split} R_{w2} &= R_w \cdot \frac{L}{W} = 0.2\Omega / \Box \cdot \frac{0.5mm}{0.25\mu m} = 0.2\Omega / \Box \cdot \frac{500\mu m}{0.25\mu m} = 400\Omega \\ C_{w2} &= C_{pp} \cdot L \cdot W + 2 \cdot C_{fr} \cdot L = 40 a F / (\mu m)^2 \cdot 500 u m \cdot 0.25 u m + 2 \cdot 18 a F / \mu m \cdot 500 u m = 23000 a F = 23 f F \end{split}$$

- (b) Using the π wire model, draw the equivalent RC switch model. Label the values of resistors and capacitors using the assumptions below:
 - wire 1 (w1) and wire 3 (w3) each have resistance R_w and total capacitance C_w
 - 1x inverter has resistance R_i , input and parasitic capacitance $C_{i,1x} = C_{p,1x} = C_i$
 - 5x inverter has 5 times the width of a 1x inverter
 - nand gate has resistance R_i , input capacitance $1.5C_i$ and parasitic capacitance $2C_i$
 - $C_{loadA} = 5C_i$ and $C_{loadB} = 10C_i$

Solution:

 $Lw2 = 2.5L_{w1}$ so $R_{w2} = 2.5R_{w1} = 2.5R_w$ and $C_{w2} = 2.5C_{w1} = 2.5C_w$ The 5x inverter has resistance $R_{5x} = \frac{R_i}{5}$, parasitic capacitance $C_{p,5x} = 5C_{p,1x} = 5C_i$



(c) Find the delay from in to output A. Show your work and write your answer in terms of the parameters R_w, C_w, R_i and C_i.
(Hint: you can derive the resistance and total capacitance of wire 2 (w2) from those of wire

(Hint: you can derive the resistance and total capacitance of wire 2 (w^2) from those of wire 1 and wire 3)

Solution:

$$\tau = \frac{R_i}{5} (5C_i + 2 \cdot \frac{C_w}{2} + 2 \cdot \frac{2.5C_w}{2} + 1.5C_i + 2 \cdot \frac{C_w}{2} + C_i) + R_w (\frac{C_w}{2} + 2 \cdot \frac{2.5C_w}{2} + 1.5C_i + 2 \cdot \frac{C_w}{2} + C_i) + 2.5R_w (\frac{2.5C_w}{2} + 1.5C_i) + R_i (2C_i + 5C_i) = \frac{R_i}{5} (7.5C_i + 4.5C_w) + R_w (2.5C_i + 4C_w) + 2.5R_w (1.5C_i + 1.25C_w) + R_i (7C_i) = 8.5R_iC_i + 0.9R_iC_w + 7.125R_wC_w + 6.25R_wC_i$$
(1)

Problem 5: Power and Energy [15 points, 15 minutes]

151Laptops & Co. is consulting your power and energy analysis expertise for its next generation of processors. To begin, here are the specs for the current generation:

- Dual-core processor
- Capacitive load: 35nF per-core, 5nF between cores
- Clock frequency: 2GHz @ 1.0V
- Leakage power: 1W @ 1.0V per core

The benchmark workload generates the following specs:

- Per-core CPI: 2
- Max. activity factor: 0.1
- Parallelization factor: 80%

Operational Notes:

- For single-core instructions, assume the idle core has no switching activity (i.e. it is clockgated) but the full capacitance between cores is still seen.
- For parallel instructions, the dual-core CPI is half that of single-core (perfect parallelization).

Finally, the following equations may be useful:

$$CPI = \frac{Clocks}{Instruction}$$

$$\frac{Seconds}{Program} = \frac{Instructions}{Program} * \frac{Cycles}{Instruction} * \frac{Seconds}{Cycle}$$

(a) Compute the maximum total power consumption for the current generation processor. Shortcircuit current is negligible.

Solution:

Dynamic power for a dual-core instruction: $0.1 * 75nF * 1^2 * 2GHz = 15W$ Total power = dynamic + static power = 17W (b) If the benchmark workload has 1000 total instructions, how much energy does computing the entire workload consume?

| Solution: |
|-----------|
| |
| Solution |

800 instructions are dual-core, 200 are single-core. Dual-core CPI is 1, single-core is 2. Therefore, 800 cycles are spent on dual-core instructions, 400 on single-core. Single-core dynamic power = $0.1 * 40nF * 1^2 * 2GHz = 8W \rightarrow 10W$ total. $E_{1000} = P_{dual} * t_{dual} + P_{single} * t_{single} = 17 * 800/2GHz + 10 * 400/2GHz = 8.8\mu$ J

(c) Engineering wants to reduce the energy consumption while maintaining the same benchmark compute time, but only has the resources to implement one of the following:

Option #1: Move the existing design to the next (i.e. smaller) technology node.

Option #2: Design a power management unit (PMU) that power gates 1 core when not needed (i.e. for single-core instructions).

Option #3: Improve the processor's architecture (e.g. better branch predictor) to attain a 10% CPI improvement and correspondingly a 10% frequency reduction.

The predicted spec changes are summarized below. An — means unchanged or none.

| Parameter | Option #1 | Option #2 | Option #3 |
|-----------------------|-----------|-------------------|-----------|
| Capacitance per core | -10% | | +10% |
| Capacitance b/w cores | -10% | | |
| Supply voltage | -10% | | -10% |
| Clock frequency | | | -10% |
| Leakage | +10% | | +10% |
| Add'l. overhead | | $+0.1W^{\dagger}$ | |

[†] PMU static power consumption

Which option provides the greatest benchmark energy savings? Briefly explain. Numerical calculation should not be necessary!

Solution:

Option #1.

Option #1's dynamic power savings is on the order of $CV^2 = 0.9^3$.

Option #3's dynamic power savings is on the order of $V^2 = 0.9^2$ due to capacitance canceling frequency decrease.

Option #2 only cuts leakage power 20% of the time, so it is much worse because for this design, where dynamic power dominates over leakage power.

Note: all options maintain the total compute time.

- (d) Evaluate the following statements as true (T) or false (F) based on your analysis.
 - _____ All options would increase the processor die area.
 - _____ Option #1 is leakier primarily because of a lower threshold voltage.
 - Only option #2's energy savings depends on workload parallelization.

Solution:

F (not option #1), T, F (all are)

Spare page. Will not be graded. Feel free to tear off and use for scratch work.

Appendix

Table of SI Prefixes:

| Prefix | Symbol | Magnitude |
|--------|--------|------------|
| exa | Е | 10^{18} |
| peta | Р | 10^{15} |
| tera | Т | 10^{12} |
| giga | G | 10^{9} |
| mega | М | 10^{6} |
| kilo | k | 10^{3} |
| milli | m | 10^{-3} |
| micro | μ | 10^{-6} |
| nano | n | 10^{-9} |
| pico | р | 10^{-12} |
| femto | f | 10^{-15} |
| atto | a | 10^{-18} |

Pipeline tables for Problem 1:

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|----------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|
| 1. lw t0, $0(a0)$ | F | D | Х | М | W | | | | | | | | | | | | | | | |
| 2. lw t2, $0(t0)$ | | | | | | | | | | | | | | | | | | | | |
| 3. slli t1, t0, 4 | | | | | | | | | | | | | | | | | | | | |
| 4. sw t1, $0(a0)$ | | | | | | | | | | | | | | | | | | | | |
| 5. beq a0, t1, Label | | | | | | | | | | | | | | | | | | | | |
| 6. add a1, t2, t3 | | | | | | | | | | | | | | | | | | | | |
| 6. add a1, t2, t3 | | | | | | | | | | | | | | | | | | | | |

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
|----------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|
| 1. lw t0, $0(a0)$ | F | D | Х | М | W | | | | | | | | | | | | | | | |
| 2. lw t2, $0(t0)$ | | | | | | | | | | | | | | | | | | | | |
| 3. slli t1, t0, 4 | | | | | | | | | | | | | | | | | | | | |
| 4. sw t1, $0(a0)$ | | | | | | | | | | | | | | | | | | | | |
| 5. beq a0, t1, Label | | | | | | | | | | | | | | | | | | | | |
| 6. add a1, t2, t3 | | | | | | | | | | | | | | | | | | | | |



| MNEMONIC 1 ddd,addw ddd,addw ddd,addw md nndi uuipc oge ogeu olt olt ultu one ssrrc ssrrs ssrrs ssrrs ssrrs ssrrs ssrrs ssrrs asrrw tobreak scall tence tence ience ial alr b | R I R SB SB SB SB SB | ADD (Word) ADD Immediate (Word) AND AND Immediate (Word) AND Immediate Add Upper Immediate to PC Branch EQual Branch Greater than or Equal Branch Less Than Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} & \text{DESCRPTION} (in \ Verilog) \\ & \text{R}[rd] = \text{R}[rs1] + \text{R}[rs2] \\ & \text{R}[rd] = \text{R}[rs1] + imm \\ & \text{R}[rd] = \text{R}[rs1] \& \text{R}[rs2] \\ & \text{R}[rd] = \text{R}[rs1] \& \text{imm} \\ & \text{R}[rd] = \text{R}[rs1] \& \text{imm} \\ & \text{R}[rd] = \text{R}[rs1] \& \text{imm} \\ & \text{R}[rd] = \text{R}[rs2] \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] = \text{R}[rs2) \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] = \text{R}[rs2) \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] < \text{R}[rs2) \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] < \text{R}[rs2) \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] = \text{R}[rs2) \\ & \text{PC=PC+}\{imm, 1b'0\} \\ & \text{if}(\text{R}[rs1] = \text{CSR}; \text{CSR} = \text{CSR} \& \text{-R}[rs1] \\ & \text{R}[rd] = \text{CSR}; \text{CSR} = \text{CSR} \mid \text{R}[rs1] \\ & \text{R}[rd] = \text{CSR}; \text{CSR} = \text{CSR} \mid \text{mm} \end{split}$ | NOTE 1) 1) 2) 2) |
|---|--|--|--|------------------------------|
| ddi,addiw Ind Indi Indi Indi Indi Indi Indi Indi | I R U SB SB SB SB SB I I I I I I I I I I I | ADD Immediate (Word) AND AND Immediate Add Upper Immediate to PC Branch EQual Branch Greater than or Equal Branch Less Than Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} &R[rd] = R[rs1] + imm \\ &R[rd] = R[rs1] & R[rs2] \\ &R[rd] = R[rs1] & R[rs2] \\ &R[rd] = R[rs1] & imm \\ &R[rd] = PC + \{imm, 12'b0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] \rightarrow R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC \rightarrow PC + \{imm, 1b'0\} \\ &if(R[rs1] = CSR; CSR = CSR & A \rightarrow imm \\ \\ &R[rd] = CSR; CSR = CSR R[rs1] \\ \end{split}$ | 2 |
| and andi unipe unipe oge oge off off surve surre surre surre surre surre surre surre surre surre surre surre surre surre autonome surre atonome surre atonome surre sure | R I U SB SB SB SB I I I I I I I I I I I I | AND AND Immediate Add Upper Immediate to PC Branch EQual Branch Greater than or Equal Branch ≥ Unsigned Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Imm | $\begin{split} &R[rd] = R[rs1] \& R[rs2] \\ &R[rd] = R[rs1] \& imm \\ &R[rd] = PC + \{imm, 12'b0\} \\ &if(R[rs1] == R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] >= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] >= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <= R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = R[rs2) \\ &R[rs1] \\ &R[rd] = CSR; \\ &CSR = CSR \\ &R[rs1] \\ &R[rs1]$ | 2 |
| uuipc weq ge geu hlt hltu hne ssrrci ssrrsi ssrrsi ssrrwi ssrrwi bbreak call ience ience.i al | I U SB SB SB SB SB I I I I I I I I I I I I | AND Immediate Add Upper Immediate to PC Branch EQual Branch Greater than or Equal Branch ≥ Unsigned Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} &R[rd] = R[rs1] \& imm \\ &R[rd] = PC + \{imm, 12'b0\} \\ &if(R[rs1] = = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = = R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] = CSR; CSR = CSR \& - R[rs1] \\ &R[rd] = CSR; CSR = CSR \mid R[rs1] \end{split}$ | |
| eeq oge ogeu olt olt one ssrrc ssrrc ssrrs ssrrs ssrrs ssrrw ssrrwi ebreak call ience ience.i al | SB SB SB SB I I I I I I I I I I I I I | Add Upper Immediate to PC Branch EQual Branch Greater than or Equal Branch ≥ Unsigned Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} &R[rd] = PC + \{imm, 12'b0\} \\ &if(R[rs1]) ==R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1]) ==R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1]) ==R[rs2) \\ &PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <=R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1] <=R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1]] <=R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1]] = R[rs2) PC = PC + \{imm, 1b'0\} \\ &if(R[rs1]] = CSR; CSR = CSR & \sim -imm \\ &R[rd] = CSR; CSR = CSR R[rs1] \end{split}$ | |
| oge ogeu olt oltu one ssrrc ssrrs ssrrs ssrrsi ssrrwi ssrrwi obbreak ccall sence ience.i al | SB SB SB SB I I I I I I I I I I | Branch Greater than or Equal Branch ≥ Unsigned Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Imm | $\begin{array}{l} PC=PC+\{imm, 1b'0\}\\ if(R[rs1])==R[rs2)\\ PC=PC+\{imm, 1b'0\}\\ if(R[rs1])==R[rs2)\\ PC=PC+\{imm, 1b'0\}\\ if(R[rs1]]$ | |
| ogeu olt oltu one serrc serrci serrs serrs serrwi serrwi obreak ceall ience ience.i al | SB SB SB I I I I I I I I I I | Branch ≥ Unsigned Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Innm Cont./Stat.RegRead&Clear Innm | $\begin{array}{l} PC = PC + \{imm, 1b'0\} \\ if(R[rs1] = -R[rs2) \\ PC = PC + \{imm, 1b'0\} \\ if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\} \\ if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\} \\ if(R[rs1] = R[rs2) PC = PC + \{imm, 1b'0\} \\ R[rd] = CSR; CSR = CSR & ~R[rs1] \\ R[rd] = CSR; CSR = CSR & ~imm \\ R[rd] = CSR; CSR = CSR R[rs1] \end{array}$ | |
| olt one surc surci sursi surwi break call tence tence al alr | SB SB SB I I I I I I I I | Branch Less Than Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | PC=PC+{imm,1b'0} if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}<br">if(R[rs1]<r[rs2) pc="PC+{imm,1b'0}<br">if(R[rs1]=R[rs2) PC=PC+{imm,1b'0} R[rd] = CSR;CSR = CSR & ~R[rs1] R[rd] = CSR;CSR = CSR & ~imm R[rd] = CSR; CSR = CSR R[rs1]</r[rs2)></r[rs2)> | |
| oltu one ssrc: ssrc: ssrs ssrs ssrw ssrwi ebreak call ience ience.i al | SB SB I I I I I I I | Branch Less Than Unsigned Branch Not Equal Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}<br">if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0} R[rd] = CSR;CSR = CSR & ~R[rs1] R[rd] = CSR;CSR = CSR & ~imm R[rd] = CSR; CSR = CSR R[rs1]</r[rs2)> | 2 |
| ene ssrrc ssrrs ssrrsi ssrrwi ssrwi ebbreak icall ience ience.i al | SB I I I I I I I | Branch Not Equal Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} & if(R[rs1]] != \bar{R}[rs2) \ PC = PC + \{imm, 1b'0\} \\ & R[rd] = CSR; CSR = CSR \ \& -R[rs1] \\ & R[rd] = CSR; CSR = CSR \ \& \sim imm \\ & R[rd] = CSR; CSR = CSR \ R[rs1] \end{split}$ | 2 |
| ssrrc ssrrs ssrss ssrsi ssrw ssrwi bbreak ccall sence eence.i al alr | I I I I I I | Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $\begin{split} &R[rd] = CSR; CSR = CSR \And \sim R[rs1] \\ &R[rd] = CSR; CSR = CSR \And \sim imm \\ &R[rd] = CSR; CSR = CSR \mid R[rs1] \end{split}$ | |
| ssrrsi ssrrsi ssrrw ssrrwi bbreak scall eence fence.i al alr | I I I I I | Cont./Stat.RegRead&Clear Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | $R[rd] = CSR; CSR = CSR & \sim imm$ $R[rd] = CSR; CSR = CSR R[rs1]$ | |
| ssrrs ssrrsi ssrrwi ssrrwi ebreak call eence eence.i al alr | I I I I I | Imm Cont./Stat.RegRead&Set Cont./Stat.RegRead&Set Imm | R[rd] = CSR; CSR = CSR R[rs1] | |
| ssrrwi ssrrwi ebreak ecall ience ience.i al alr | I I I | Cont./Stat.RegRead&Set Imm | | |
| ssrw ssrrwi bbreak call ience ence.i al alr | I I I | Imm | $R[rd] = CSR \cdot CSR = CSR \mid imm$ | |
| esrrwi ebreak ecall eence eence.i al alr | I I | Cont Stat Dag D 10-W/-'+ | Altoj Con, con Con Innin | |
| ebreak scall sence sence.i al alr | I | Cont./Stat.RegRead&Write | R[rd] = CSR; CSR = R[rs1] | |
| call cence fence.i al alr | | Cont./Stat.Reg Read&Write Imm | R[rd] = CSR; CSR = imm | |
| ence.i al alr | r | Environment BREAK | Transfer control to debugger | |
| ence.i al alr | | Environment CALL | Transfer control to operating system | |
| al alr | I | Synch thread | Synchronizes threads Synchronizes writes to instruction | |
| alr | Ι | Synch Instr & Data | stream | |
| | UJ | Jump & Link | $R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$ | |
| d. | I | Jump & Link Register | R[rd] = PC+4; PC = R[rs1]+imm | 3 |
| | Ι | Load Byte | R[rd] = {56'bM[](7),M[R[rs1]+imm](7:0)} | 4 |
| .bu | Ι | Load Byte Unsigned | $R[rd] = {56b0, M[R[rs1]+imm](7:0)}$ | |
| .d | I | Load Doubleword | R[rd] = M[R[rs1] + imm](63:0) | |
| .h | Ι | Load Halfword | R[rd] = (48bM[](15) M[P[rc1]+imm](15:0)) | 4 |
| hu | I | Load Halfword Unsigned | $\{48'bM[](15),M[R[rs1]+imm](15:0)\}\$ R[rd] = $\{48'b0,M[R[rs1]+imm](15:0)\}\$ | |
| ui | Ū | Load Upper Immediate | $R[rd] = \{32b'imm<31>, imm, 12'b0\}$ | |
| w | I | Load Word | $R[rd] = $ $\{32'bM[](31), M[R[rs1]+imm](31:0)\}$ | 4 |
| .wu | I | Load Word Unsigned | $R[rd] = \{32'b0, M[R[rs1]+imm](31:0)\}$ | |
| r | R | OR | R[rd] = R[rs1] R[rs2] | |
| ri | Ι | OR Immediate | $R[rd] = R[rs1] \mid imm$ | |
| b | S | Store Byte | M[R[rs1]+imm](7:0) = R[rs2](7:0) | |
| d | S | Store Doubleword | M[R[rs1]+imm](63:0) = R[rs2](63:0) | |
| h | S | Store Halfword | M[R[rs1]+imm](15:0) = R[rs2](15:0) | |
| ll,sllw | R | Shift Left (Word) | R[rd] = R[rs1] << R[rs2] | 1 |
| lli,slliw lt | I R | Shift Left Immediate (Word) Set Less Than | $R[rd] = R[rs1] \ll imm$ $R[rd] = (R[rs1] \ll R[rs2]) \ge 1 + 0$ | 1 |
| lti | I | Set Less Than Immediate | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0 | |
| ltiu | I | Set < Immediate Unsigned | R[rd] = (R[rs1] < imm) ? 1 : 0 | 2 |
| ltu | R | Set Less Than Unsigned | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 | 2 |
| ra,sraw | R | Shift Right Arithmetic (Word) | $R[rd] = R[rs1] \gg R[rs2]$ | 1,5 |
| rai,sraiw | Ι | Shift Right Arith Imm (Word) | | 1,5 |
| rl,srlw | R | Shift Right (Word) | R[rd] = R[rs1] >> R[rs2] | 1 |
| rli,srliw | Ι | Shift Right Immediate (Word) | | 1 |
| ub,subw | R | SUBtract (Word) | R[rd] = R[rs1] - R[rs2] | 1 |
| or | S | Store Word | M[R[rs1]+imm](31:0) = R[rs2](31:0) | |
| ori | R I | XOR XOR Immediate | $R[rd] = R[rs1] \land R[rs2]$ $R[rd] = R[rs1] \land imm$ | |
| Notes: 1) The W | Word | | ightmost 32 bits of a 64-bit registers | |
| | | significant bit of the branch add | | |
| 4) (signe | ed) L | oad instructions extend the sig | n bit of data to fill the 64-bit register | |
| | | | ost bits of the result during right shift | |
| 7) The S | Single | | ne unsigned on operation using the rightmost 32 bits o | of a 64- |
| | sify w | rites a 10-bit mask to show wh | ich properties are true (e.g., $-inf$, -0 , $+0$, | +inf, |
| denor 9) Atom | | | can interpose itself between the read and | l the |

| RV64M Multiply Exten | sion | | | |
|--|----------|----------------------------------|--|----|
| MNEMONIC | | NAME | DESCRIPTION (in Verilog) | NO |
| mul, mulw | R | MULtiply (Word) | R[rd] = (R[rs1] * R[rs2])(63:0) | |
| mulh | R | MULtiply High | R[rd] = (R[rs1] * R[rs2])(127:64) | |
| mulhu | R | MULtiply High Unsigned | R[rd] = (R[rs1] * R[rs2])(127:64) | |
| mulhsu | R | | R[rd] = (R[rs1] * R[rs2])(127:64) | |
| div,divw | R | DIVide (Word) | R[rd] = (R[rs1] / R[rs2]) | |
| divu | R | DIVide Unsigned | R[rd] = (R[rs1] / R[rs2]) | |
| rem, remw | R | REMainder (Word) | R[rd] = (R[rs1] % R[rs2]) | |
| remu, remuw | R | REMainder Unsigned (Word) | R[rd] = (R[rs1] % R[rs2]) | |
| RV64F and RV64D Flo | - | | | |
| fld,flw | Ι | Load (Word) | F[rd] = M[R[rs1]+imm] | |
| fsd,fsw | S | Store (Word) | M[R[rs1]+imm] = F[rd] | |
| fadd.s,fadd.d | R | ADD | F[rd] = F[rs1] + F[rs2] | |
| fsub.s,fsub.d | R | SUBtract | F[rd] = F[rs1] - F[rs2] | |
| fmul.s,fmul.d | R | MULtiply DIVide | F[rd] = F[rs1] * F[rs2] | |
| fdiv.s,fdiv.d | R | | $\mathbf{F}[\mathbf{rd}] = \mathbf{F}[\mathbf{rs1}] / \mathbf{F}[\mathbf{rs2}]$ | |
| fsqrt.s,fsqrt.d | R | SQuare RooT | F[rd] = sqrt(F[rs1]) | |
| fmadd.s,fmadd.d | R | Multiply-ADD | F[rd] = F[rs1] * F[rs2] + F[rs3] | |
| fmsub.s,fmsub.d | R | Multiply-SUBtract | F[rd] = F[rs1] * F[rs2] - F[rs3] | |
| fnmadd.s,fnmadd.d fnmsub.s,fnmsub.d | R R | Negative Multiply-ADD | F[rd] = -(F[rs1] * F[rs2] + F[rs3]) F[rd] = -(F[rs1] * F[rs2] - F[rs3]) | |
| fsgnj.s,fsgnj.d | R | SiGN source | $F[rd] = \{F[rs2] < 63 >, F[rs1] < 62:0 >\}$ | |
| fsgnjn.s,fsgnjn.d | R | Negative SiGN source | $F[rd] = \{ (\sim F[rs2] < 63>), F[rs1] < 62:0> \}$ | |
| fsgnjx.s,fsgnjx.d | R | Xor SiGN source | $F[rd] = \{F[rs2] < 63 > , F[rs1] < 63 >, F[rs1] < 63 >, F[rs1] < 62 : 0 > \}$ | |
| fmin.s,fmin.d | R | MINimum | F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] | |
| fmax.s, fmax.d | R | MAXimum | F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] | |
| feq.s, feq.d | R | Compare Float EQual | R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 | |
| flt.s,flt.d | R | Compare Float Less Than | R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 | |
| fle.s,fle.d | R | Compare Float Less than or = | $R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$ | |
| fclass.s,fclass.d | R | Classify Type | R[rd] = class(F[rs1]) | |
| fmv.s.x,fmv.d.x | R | Move from Integer | F[rd] = R[rs1] | |
| fmv.x.s,fmv.x.d | R | Move to Integer | R[rd] = F[rs1] | |
| fcvt.s.d | R | Convert to SP from DP | F[rd] = single(F[rs1]) | |
| fcvt.d.s | R | Convert to DP from SP | F[rd] = double(F[rs1]) | |
| fcvt.s.w,fcvt.d.w | R | Convert from 32b Integer | F[rd] = float(R[rs1](31:0)) | |
| fcvt.s.l,fcvt.d.l | R | Convert from 64b Integer | F[rd] = float(R[rs1](63:0)) | |
| fcvt.s.wu,fcvt.d.wu | | Convert from 32b Int Unsigned | F[rd] = float(R[rs1](31:0)) | |
| fcvt.s.lu,fcvt.d.lu | | Convert from 64b Int Unsigned | F[rd] = float(R[rs1](63:0)) | |
| fcvt.w.s,fcvt.w.d | R | Convert to 32b Integer | R[rd](31:0) = integer(F[rs1]) | |
| fcvt.l.s,fcvt.l.d | R | Convert to 64b Integer | R[rd](63:0) = integer(F[rs1]) | |
| fcvt.wu.s,fcvt.wu.d | | | R[rd](31:0) = integer(F[rs1]) | |
| fcvt.lu.s,fcvt.lu.d | | Convert to 64b Int Unsigned | R[rd](63:0) = integer(F[rs1]) | |
| RV64A Atomtic Extens amoadd.w, amoadd.d | ion R | ADD | R[rd] = M[R[rs1]], M[P[rs11] = M[P[rs11] + P[rs2]] | |
| amoand.w,amoand.d | R | AND | M[R[rs1]] = M[R[rs1]] + R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2] | |
| amomax.w,amomax.d | R | MAXimum | R[rd] = M[R[rs1]], if $(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]$ | |
| amomaxu.w,amomaxu.d | R | MAXimum Unsigned | $\begin{split} R[rd] &= M[R[rs1]], \\ if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] \end{split}$ | |
| amomin.w,amomin.d | R | MINimum | R[rd] = M[R[rs1]], if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] | |
| amominu.w,amominu.d | R | MINimum Unsigned | R[rd] = M[R[rs1]], if $(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$ | |
| amoor.w,amoor.d | R | OR | R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] R[rs2] | |
| amoswap.w,amoswap.d amoxor.w,amoxor.d | R R | SWAP XOR | $\begin{split} R[rd] &= M[R[rs1]], M[R[rs1]] = R[rs2] \\ R[rd] &= M[R[rs1]], \\ M[R[rs1]] &= M[R[rs1]] ^ R[rs2] \end{split}$ | |
| 1 | R | Load Reserved | R[rd] = M[R[rs1]], | |
| lr.w,lr.d | | | reservation on M[R[rs1]] | |

۲

CORE INSTRUCTION FORMATS

| | 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
|----|--------------------|----|-------|----|----|-----|------------|--------|-----|------|-------------|------|--------|-----|
| R | funct7 | | r | s2 | r | rsl | | funct3 | | i | Opcode | | | |
| I | | im | m[11: | [0 | | | r | 51 | fun | ct3 | ro | i | Opco | ode |
| s | imm[11:5] rs2 | | | | s2 | r | rs1 funct3 | | | imm[| 4:0] | opeo | ode | |
| SB | imm[12 10:5] rs2 | | | | | | rs1 funct3 | | | | imm[4:1 11] | | opco | ode |
| U | imm[31:12] | | | | | | | | | ro | i | opco | ode | |
| UJ | imm[20 10:1 11 19: | | | | | | | .12] | | | rd | | opcode | |

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

۲

I

۲



PSEUDO INSTRUCTIONS

۲

| MNEMONIC | NAME | DESCRIPTION | USES |
|---------------|----------------|--|--------|
| beqz | Branch = zero | if(R[rs1]==0) PC=PC+{imm,1b'0} | beq |
| bnez | Branch ≠ zero | if(R[rs1]!=0) PC=PC+{imm,1b'0} | bne |
| fabs.s,fabs.d | Absolute Value | F[rd] = (F[rs1] < 0) ? - F[rs1] : F[rs1] | fsgnx |
| fmv.s,fmv.d | FP Move | F[rd] = F[rs1] | fsgnj |
| fneg.s,fneg.d | FP negate | F[rd] = -F[rs1] | fsgnjn |
| j | Jump | $PC = \{imm, 1b'0\}$ | jal |
| jr | Jump register | PC = R[rs1] | jalr |
| la | Load address | R[rd] = address | auipc |
| li | Load imm | R[rd] = imm | addi |
| mv | Move | R[rd] = R[rs1] | addi |
| neg | Negate | R[rd] = -R[rs1] | sub |
| nop | No operation | R[0] = R[0] | addi |
| not | Not | $R[rd] = \sim R[rs1]$ | xori |
| ret | Return | PC = R[1] | jalr |
| seqz | Set = zero | R[rd] = (R[rs1] == 0) ? 1 : 0 | sltiu |
| snez | Set ≠ zero | R[rd] = (R[rs1]!= 0) ? 1 : 0 | sltu |


OPCODES IN NUMERICAL ORDER BY OPCODE MNEMONIC FMT OPCODE FUNCT3 FUNCT7 OR IMM HEXADECIMA

| MNEMONIC | FMT | OPCODE | FUNCT3 | FUNCT7 OR IMM | 4 HEXADECIMA |
|-----------------|--------|--------------------|--------|---|----------------------|
| lb | I | 0000011 | 000 | | 03/0 |
| lh | Ι | 0000011 | 001 | | 03/1 |
| lw | I | 0000011 | 010 | | 03/2 |
| ld | I | 0000011 | 011 | | 03/3 |
| lbu | Ι | 0000011 | 100 | | 03/4 |
| lhu | I | 0000011 | 101 | | 03/5 |
| lwu | I | 0000011 | 110 | | 03/6 |
| fence | Ι | 0001111 | 000 | | 0F/0 |
| fence.i | Ι | 0001111 | 001 | | 0F/1 |
| addi | I | 0010011 | 000 | | 13/0 |
| slli | Ι | 0010011 | 001 | 0000000 | 13/1/00 |
| slti | Ι | 0010011 | 010 | | 13/2 |
| sltiu | I | 0010011 | 011 | | 13/3 |
| xori | Ι | 0010011 | 100 | | 13/4 |
| srli | Ι | 0010011 | 101 | 0000000 | 13/5/00 |
| srai | I | 0010011 | 101 | 0100000 | 13/5/20 |
| ori | Ι | 0010011 | 110 | | 13/6 |
| andi | Ι | 0010011 | 111 | | 13/7 |
| auipc | U | 0010111 | | | 17 |
| addiw | I | 0011011 | 000 | | 1B/0 |
| slliw | I | 0011011 | 001 | 0000000 | 1B/1/00 |
| srliw | I | 0011011 | 101 | 0000000 | 1B/5/00 |
| sraiw | I | 0011011 0100011 | 101 | 0100000 | 1B/5/20 23/0 |
| sb | S | 0100011 | 000 | | 23/0 |
| sh sw | S | 0100011 | 010 | | 23/1 |
| sd | S S | 0100011 | 011 | | 23/2 |
| add | R | 0110011 | 000 | 0000000 | 33/0/00 |
| sub | R | 0110011 | 000 | 0100000 | 33/0/20 |
| sll | R | 0110011 | 001 | 0000000 | 33/1/00 |
| slt | R | 0110011 | 010 | 0000000 | 33/2/00 |
| sltu | R | 0110011 | 011 | 0000000 | 33/3/00 |
| xor | R | 0110011 | 100 | 0000000 | 33/4/00 |
| srl | R | 0110011 | 101 | 0000000 | 33/5/00 |
| sra | R | 0110011 | 101 | 0100000 | 33/5/20 |
| or | R | 0110011 | 110 | 0000000 | 33/6/00 |
| and | R | 0110011 | 111 | 0000000 | 33/7/00 |
| lui | U | 0110111 | | | 37 |
| addw | R | 0111011 | 000 | 0000000 | 3B/0/00 |
| subw | R | 0111011 | 000 | 0100000 | 3B/0/20 |
| sllw | R | 0111011 | 001 | 000000 | 3B/1/00 |
| srlw | R | 0111011 | 101 | 000000 | 3B/5/00 |
| sraw | R | 0111011 | 101 | 0100000 | 3B/5/20 |
| beq | SB | 1100011 | 000 | | 63/0 |
| bne | SB | 1100011 | 001 | | 63/1 |
| blt | SB | 1100011 | 100 | | 63/4 |
| bge | SB | 1100011 | 101 | | 63/5 |
| bltu | SB | 1100011 | 110 | | 63/6 |
| bgeu | SB | 1100011 | 111 | | 63/7 |
| jalr | I | 1100111 1101111 | 000 | | 67/0 |
| jal | UJ | | 000 | | 6F |
| ecall | I | 1110011 1110011 | 000 | 000000000000000000000000000000000000000 | 73/0/000 73/0/001 |
| ebreak CSRRW | I | 1110011 | 000 | 000000000000000000000000000000000000000 | 73/0/001 |
| CSRRW | I I | 1110011 | 010 | | 73/2 |
| CSRRS | I | 1110011 | 010 | | 73/3 |
| CSRRUI | I | 1110011 | 101 | | 73/5 |
| CSRRSI | I | 1110011 | 110 | | 73/6 |
| CSRRCI | I | 1110011 | 111 | | 73/7 |
| | 1 | | | | |

3 REGISTER NAME, USE, CALLING CONVENTION

| EGISTER NAMI | E, USE, CALLIN | G CONVENTION | 4 |
|--------------|----------------|-------------------------------------|--------|
| REGISTER | NAME | USE | SAVE |
| x0 | zero | The constant value 0 | N.A. |
| xl | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| x3 | gp | Global pointer | |
| x4 | tp | Thread pointer | |
| x5-x7 | t0-t2 | Temporaries | Caller |
| x8 | s0/fp | Saved register/Frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10-x11 | a0-a1 | Function arguments/Return values | Caller |
| x12-x17 | a2-a7 | Function arguments | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporaries | Caller |
| f0-f7 | ft0-ft7 | FP Temporaries | Caller |
| f8-f9 | fs0-fs1 | FP Saved registers | Callee |
| f10-f11 | fa0-fa1 | FP Function arguments/Return values | Caller |
| f12-f17 | fa2-fa7 | FP Function arguments | Caller |
| f18-f27 | fs2-fs11 | FP Saved registers | Callee |
| f28-f31 | ft8-ft11 | R[rd] = R[rs1] + R[rs2] | Caller |

IEEE 754 FLOATING-POINT STANDARD



Higher Memory Addresses Argument 9 Argument 8 FP ⋪ Saved Registers Stack Dynamic Data Grows 0000 0000 1000 0000h Static Data ↓ Local Variables SP Text Lower Memory PC -> 0000 0000 0040 0000_{ht} Reserved $0_{\rm h}$ Addresses

| SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL |
|-------------------|--------|--------|-------------------|--------|--------|
| 10^{3} | Kilo- | K | 210 | Kibi- | Ki |
| 10^{6} | Mega- | M | 2 ²⁰ | Mebi- | Mi |
| 10^{9} | Giga- | G | 2 ³⁰ | Gibi- | Gi |
| 10 ¹² | Tera- | Т | 2 ⁴⁰ | Tebi- | Ti |
| 10 ¹⁵ | Peta- | Р | 2 ⁵⁰ | Pebi- | Pi |
| 1018 | Exa- | E | 2 ⁶⁰ | Exbi- | Ei |
| 10^{21} | Zetta- | Z | 270 | Zebi- | Zi |
| 10^{24} | Yotta- | Y | 2 ⁸⁰ | Yobi- | Yi |
| 10-3 | milli- | m | 10-15 | femto- | f |
| 10-6 | micro- | μ | 10-18 | atto- | a |
| 10.9 | nano- | n | 10-21 | zepto- | z |
| 10 ⁻¹² | pico- | p | 10 ⁻²⁴ | vocto- | v |

۲

L Т Т L

I

L

I L I L I

I

I

L

L

L

L

L

I

I

I

I I

L

| 31 | 27 | 26 | 25 | 24 | | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|-----------|------|------|-------|-------|-------|--------------|----|-----|-----|-----|----------|----|------|--------|
| | funct7 | | | | rs2 | | \mathbf{r} | s1 | fun | ct3 | | rd | op | code | R-type |
| | ir | nm[| 11:0 |)] | | | \mathbf{r} | s1 | fun | ct3 | | rd | op | code | I-type |
| | imm[11: | 5] | | | rs2 | | rs | s1 | fun | ct3 | imr | n[4:0] | op | code | S-type |
| in | nm[12 10] |):5] | | | rs2 | | rs | s1 | fun | ct3 | imm | [4:1 11] | op | code | B-type |
| | | | | im | m[31: | 12] | | | | | | rd | op | code | U-type |
| | | | imn | n[20] | 10:1 | 11 19 |):12] | | | | | rd | op | code | J-type |

| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | RV32I Base Instruction Set | | | | | | | | | | |
|---|----------------------------|-----------------------------|-------|------------|----------------------|---------|-------|--|--|--|--|
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | $\operatorname{imm}[31:12]$ | | | rd | 0110111 | LUI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | rd | | AUIPC | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | 9:12] | | rd | 1101111 | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 000 | rd | 1100111 | JALR | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | BEQ | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | BNE | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[12 10:5] | | rs1 | rs1 100 in | | 1100011 | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[12 10:5] | | rs1 | 101 | | 1100011 | BGE | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | BLTU | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | BGEU | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 000 | rd | 0000011 | LB | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 001 | rd | 0000011 | LH | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 010 | rd | 0000011 |] LW | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 100 | rd | 0000011 | LBU | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 101 | rd | 0000011 | LHU | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | 0100011 | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | rs2 | rs1 | 001 | imm[4:0] | 0100011 | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 |] SW | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | rs1 | | rd | 0010011 | ADDI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 010 | rd | 0010011 | SLTI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 011 | rd | 0010011 | SLTIU | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | $\operatorname{imm}[11:0]$ | | | rd | 0010011 | XORI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 110 | rd | 0010011 | ORI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | imm[11: | 0] | rs1 | 111 | rd | 0010011 | ANDI | | | | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 0000000 | shamt | rs1 | 001 | rd | 0010011 | SLLI | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 0000000 | shamt | rs1 | 101 | rd | 0010011 | SRLI | | | | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | shamt | rs1 | | rd | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | rs1 | | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | rs1 | | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | rs1 | 010 | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | rs1 | | rd | | | | | | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | | | | | |
| 0000000 rs2 rs1 110 rd 0110011 OR 0000000 rs2 rs1 111 rd 0110011 AND fm pred succ rs1 000 rd 0001111 FENCE 000000000000000000000000000000000000 | | | rs1 | | | | | | | | |
| 0000000 rs2 rs1 111 rd 0110011 AND fm pred succ rs1 000 rd 0001111 FENCE 000000000000 000000 0000 00000 1110011 ECALL | | | | | | | | | | | |
| fm pred succ rs1 000 rd 0001111 FENCE 00000000000 000000 000 00000 1110011 ECALL | | | | | | | | | | | |
| 00000000000 0000 000 000 0000 1110011 ECALL | 0000000 | rs2 | | | | | | | | | |
| | | | | | | | | | | | |
| 000000000001 00000 000 0000 1110011 EBREAK | | | | | | | | | | | |
| | 000000000 | 00000 | 000 | 00000 | $111001\overline{1}$ | EBREAK | | | | | |

RV32I Base Instruction Set