

\_\_\_\_\_  
Your Name (first last)

# UC Berkeley EECS151

## Fall 2019 Midterm 1

\_\_\_\_\_  
SID

\_\_\_\_\_  
← Name of person on left (or aisle)

\_\_\_\_\_  
TA name

\_\_\_\_\_  
Name of person on right (or aisle) →

Fill in the correct circles & squares completely...like this: ● (select ONE), and ■ (select ALL that apply)

Question	1	2	3	4	Total
Minutes	15	20	25	20	80
Max Points	12	16	24	18	70
Points					

### 1) It's all logical... (12 points, 15 minutes)

You need to design a circuit for the following truth table.

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

a) Write the sum of products expression for output Y directly from this truth table.

Y = \_\_\_\_\_.

**1) It's all logical... (continued)**

b) Draw a Karnaugh map for this expression

		CD			
		00	01	11	10
AB	00				
	01				
	11				
	10				

c) Use the Karnaugh map from part b) to simplify the circuit and write the simplified sum-of-product representation.

Y= \_\_\_\_\_

**2) State Machines (16 points, 20 minutes)**

A state transition diagram for a finite state machine (FSM) is shown in Figure 2.





Figure 2.

a) If the FSM starts in state S0, in which state will it be after the input pattern 01011000101?

- |                          |                          |                          |                          |                          |
|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| <input type="radio"/> S7 | <input type="radio"/> S0 | <input type="radio"/> S1 | <input type="radio"/> S2 | <input type="radio"/> S8 |
| <input type="radio"/> S6 | <input type="radio"/> S4 | <input type="radio"/> S3 | <input type="radio"/> S9 | <input type="radio"/> S5 |

## 2) State Machines (continued)

- b) If the state is represented by a four-bit register  $S[3:0]$  and  $S4 = 4'b0100$  and  $S9 = 4'b1001$ , complete the following diagram:



## **2) State Machines (continued)**

c) Your colleague wrote the following code to represent this FSM:


```
wire[2:0] next_state;  
reg[3:0] state;  
  
always @(posedge clk)  
begin  
    state <= next_state;  
end
```

And they also got the rest of the code correctly.

Draw a state machine diagram that corresponds to this code.


### 3) Datapathology (24 points, 25 minutes)

The datapath below implements the RV32I instruction set.



a) In the RISC-V datapath above, mark what is used by a **jal** instruction.


**jal** (Jump and link):  $R[rd] = pc+4; pc = pc + \{imm, 1b'0\}$



<i>Select one per row</i>	<b>PCSel Mux:</b>	<input type="radio"/> "pc + 4" branch	<input type="radio"/> "alu" branch	<input type="radio"/> * (don't care)	
	<b>ASel Mux:</b>	<input type="radio"/> "pc" branch	<input type="radio"/> Reg[rs1] branch	<input type="radio"/> * (don't care)	
	<b>Bsel Mux:</b>	<input type="radio"/> "imm" branch	<input type="radio"/> Reg[rs2] branch	<input type="radio"/> * (don't care)	
	<b>WBSel Mux:</b>	<input type="radio"/> "pc + 4" branch	<input type="radio"/> "alu" branch	<input type="radio"/> "mem" branch	<input type="radio"/> * (don't care)
<i>Select all that apply</i>	<b>Datapath units:</b>	<input type="checkbox"/> Branch Comp	<input type="checkbox"/> Imm. Gen	<input type="checkbox"/> Load Extend	
	<b>RegFile:</b>	<input type="checkbox"/> Read Reg[rs1]	<input type="checkbox"/> Read Reg[rs2]	<input type="checkbox"/> Write Reg[rd]	

b) In the RISC-V datapath above, mark what is used by a **auipc** instruction.


**auipc** (add upper immediate to pc):  $R[rd] = pc + \{imm, 12b'0\}$



<i>Select one per row</i>	<b>PCSel Mux:</b> <input type="radio"/> "pc + 4" branch <input type="radio"/> "alu" branch <input type="radio"/> * (don't care) <b>ASel Mux:</b> <input type="radio"/> "pc" branch <input type="radio"/> Reg[rs1] branch <input type="radio"/> * (don't care) <b>BSel Mux:</b> <input type="radio"/> "imm" branch <input type="radio"/> Reg[rs2] branch <input type="radio"/> * (don't care) <b>WBSel Mux:</b> <input type="radio"/> "pc + 4" branch <input type="radio"/> "alu" branch <input type="radio"/> "mem" branch <input type="radio"/> * (don't care)
<i>Select all that apply</i>	<b>Datapath units:</b> <input type="checkbox"/> Branch Comp <input type="checkbox"/> Imm. Gen <input type="checkbox"/> Load Extend <b>RegFile:</b> <input type="checkbox"/> Read Reg[rs1] <input type="checkbox"/> Read Reg[rs2] <input type="checkbox"/> Write Reg[rd]

### 3) Datapathology (continued)

c) The same datapath repeated, for reference



Specify whether the following proposed instructions can be implemented using this datapath without modifications.

If the instruction can be implemented, specify an expression for the listed control signals, by following the example below.

Instruction	Description	Imple-mentable?	Control Signals
Add <code>add rd, rs1, rs2</code>	$R[rd] = R[rs1] + R[rs2]$	Yes	ALUSel = Add WBSel = 1
Load word with add: <code>lwadd rd, rs1, rs2, imm</code>	$R[rd] = M[R[rs1] + imm] + R[rs2]$		RegWEn = WBSel =
beq with writeback: <code>beq rd, rs1, rs2, imm</code>	$R[rd] = R[rs1] + R[rs2]$ if $(R[rs1] == R[rs2])$ $PC = PC + \{imm, 1'b0\}$		WBSel = PCSel =
PC-relative load: <code>lwpc rd, imm</code>	$R[rd] = M[PC + imm]$		ASel = Bsel =
Register offset load: <code>lwreg rd, rs1, rs2</code>	$R[rd] = M[R[rs1] + R[rs2]]$		ASel = Bsel =

**4) Verilog (points, 20 minutes)**




a) The following code describes a 3-bit linear-feedback shift register (LFSR), which generates a repeating pattern of pseudo-random numbers.

```

module lfsr(
    input [2:0] R,
    input Load,
    input Clock,
    output reg [2:0] Q
);
    always@ (posedge Clock)
        if (Load)
            Q <= R;
        else Q <= {Q[1], Q[0] ^ Q[2], Q[2]};
endmodule

```

Complete the circuit generated from this code:



b) If the initial state of Q[2:0] is 3'b100, write the outputs that correspond to the first 8 cycles:

Cycle	Q[2:0]
0	100
1	
2	
3	
4	
5	
6	
7	



#### 4) Verilog (continued)

c) Similar code is shown below:




```

module lfsr(R, Load, Clock, Q) ;
    input [2:0] R;
    input Load, Clock;
    output reg [2:0] Q;

    always@ (posedge Clock)
        if (Load)
            Q <= R;
        else begin
            Q[0] = Q[2];
            Q[1] = Q[0] ^ Q[2] ;
            Q[2] = Q[1];
        end
endmodule

```

Complete the circuit generated from this code:



d) If the R[2:0] value of 3'b100 is loaded initially, write the outputs that correspond to the first 8 cycles:

Cycle	Q[2:0]
0	100
1	
2	
3	
4	
5	
6	
7	