UNIVERSITY OF CALIFORNIA

College of Engineering
Department of Electrical Engineering
and Computer Sciences

Professor Oldham

Fall 2000

EECS 40 — FINAL EXAM

Saturday, 16 December 2000, 8:00 - 11:00 a.m.

Name:	udent ID:
Last, First	
되는데 그렇는 지수에 하다면 한 것 같아. 그리는 사람들에 가장 그리는 바다 하는데 되었다.	
Signature: <u>SOLUTIONS</u>	
르는 전시 발생 문제 되는 사람들이 가득하고 있다. 그는 사람들이 가득하고 말고 있는 것을 받는 것이다. 그는 사람들이 되었다. 	
The continues of the continues of the $oldsymbol{ au}$	A: 🖵 Ben
크리트 그리 그림은 근데 아래를 하는 물리를 받는 살림에 하다면 하는 말이 되었다.	☐ Warren
그 그 그는 그리다는 나라 말라고 있다. 그렇은 말하면 다른 사를 만하셨다면 하셨다. 그리를 다 되었다.	☐ Naratip

Guidelines:

- 1. Closed book and notes except 1 page of formulas.
- 2. You may use a calculator.
- 3. Do not unstaple the exam.
- 4. Show all your work and reasoning on the exam in order to receive full or partial credit.
- 5. Caution: NO CREDIT will be given for answers not in answer boxes.
- 6. This exam contains 8 problems and corresponding worksheets plus the cover page.


Problem	Points Possible	Your Score
1	12	
2	12	
3	12	
4	12	
5	14	
6	12	
7	12	
8	14	
Total	100	

 $\varepsilon_{\rm o} = 8.85 \times 10^{-14} \,\text{F/cm}$

 $f = 10^{-15}$ $p = 10^{-12}$ $n = 10^{-9}$ $\mu = 10^{-6}$ $m = 10^{-3}$

Problem 1 (12 points)





The switch closes at t = 0.

(a.1) What is V_x at $t = 0^+$?

a.1
$$V_x(t=0^+) = 10 \text{ V}$$

(a.2) What is
$$i_y$$
 at $t = 0^+$?

$$i_y(t=0^+) = \frac{O - V_x(t=0^+)}{2 \cdot k}$$

$$= \frac{-10}{2 \cdot k} = -5 \text{ mA}$$

$$\frac{1}{y^{(t=0)}} = -5m$$

(a.3) What is i_z at $t = 0^+$?

$$i_3(t=0+) = \frac{10 - V_x(t=0+)}{2k} = \frac{10 - 10}{2k}$$

$$i_z(t=0^+) = 0 \text{ mA}$$


(a.4) What is $\frac{dV_x}{dt}$ at $t = 0^+$?

$$\frac{\text{CdV}_x}{\text{dt}} = \frac{i_y + i_3}{\text{dt}} \Rightarrow \frac{\text{dV}_x}{\text{dt}}\Big|_{t=0+} = \frac{-5+0}{\text{C}} = \frac{-5mA}{|0\times10^{-12}\text{F}} = \frac{a.4}{|dt|} = \frac{dV_x}{dt}\Big|_{t=0+} = -5\times10^8 \left(\frac{v}{\text{sec}}\right)$$

$$\left. \begin{array}{c|c} a.4 & \frac{dV_x}{dt} \Big|_{t=0^+} = -5 \times 10^8 \left(\frac{V}{\text{sec}} \right) \end{array} \right|$$

- (a.5) Draw very neatly the graph of V_x versus time on the axes provided opposite. (You MUST put scales on the axes to receive full credit.)
- (a.6) Write an equation for $V_r(t)$.


$$V_x(t) = 5 + 5 \exp(-t/10^{-8})$$




The * shows the value of Vicat t=: time constant = 1000

Problem 2 (12 points)

(a)






(a.1) Fill out the Truth Table. (Define logic "1" as $\sim V_{DD}$ and logic "0" as $\sim 0V$.)

a.1	В	С	
0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1	

(a.2) What is the logic function (F in terms of A, B, C)?

$$F = \overbrace{A \cdot B \cdot C}$$

(b) A number of these gates are hooked up as follows:



Problem 2 (Cont.)

(b.1) If $V_{\rm in}(t)$ is initially zero and suddenly jumps to V_{DD} , can you write an expression for the stage delay τ_{DHL} , i.e., the time it takes F_1 to go from V_{DD} to $V_{DD}/2$ (in terms of device parameters R_n , R_p , C_{Dn} , C_{Dp} , C_{Gn} , C_{Gp})? Note: Ignore wiring capacitance and do <u>not</u> evaluate numerically.

b.1 $\tau_{DHL} = 0.69 \cdot R \cdot C$ where R = 3Rn and C = 3CDp + CDN + 2CGP(formulas only) + 2CGN

(b.2) In the same circuit above $V_{\rm in}(t)$ is a square wave going from 0 to V_{DD} to 0, etc. We are interested in worst case delay. Which transient is slower: τ_{DHL} or τ_{DLH} ? Answer the question by checking one of the three boxes.

(b.3) Why? (Explain answer to b.2.)

b.3 3Rn > Rp

<u>Problem 3 – Circuit Analysis (12 points)</u>

(a) Find
$$V_B$$
 in terms of V_1 , I_1 , R_1 , R_2 .

$$T_1 = \frac{V_A}{R_1} + \frac{V_B}{R_2}$$

$$V_A = V_1 + V_B$$

$$T_1 = \frac{V_A}{R_1} + \frac{V_B}{R_2}$$

$$V_A = V_1 + V_B$$

$$V_B = \frac{\left(\mathbf{I_1 R_1 - V_1}\right) R_2}{R_1 + R_2}$$

(a marks)
$$V_{1} \xrightarrow{R_{2}} I_{2}$$

$$V_{1} \xrightarrow{W} \longrightarrow \mathbb{R}_{1}$$

$$R_{A} \Longrightarrow \mathbb{R}_{B}$$

$$R_{C} \Longrightarrow \mathbb{R}_{2}$$

$$R_{C} \Longrightarrow \mathbb{R}_{2}$$

$$R_{C} \Longrightarrow \mathbb{R}_{3}$$

Check "Yes" or "No" for each item in the following

		Yes	No	
V_x depends on			×	
	R_1 ? R_2 ?		×	
	R_2 ? R_A ?			
	R_B ?		×	
	R_C ?	V		

Fina v_x .

Since diode is a perfect rectifier, no voltage drop can exist across it. $V_x = 6 \text{ V}$

$$V_x = 6 \text{ V}$$
 (V)

outermost loop.

$$V_y = -5V$$
 (V)

(2 marks)
$$V_{\text{in}} + V_{a} - V_{a} = \begin{cases} R_{1} \\ V_{\text{in}} \\ - V_{a} - V_{a} \end{cases}$$
Find V_{0} in terms of V_{in} , R_{1}

$$V_{0} = V_{0} + V_{0} = 6 V_{0}$$

$$V_{0} = 5 V_{0}$$

Find V_0 in terms of V_{in} , R_1 , R_2 .


$$V_{in} = V_a + 5V_a = 6V_a$$

$$V_o = 5V_a$$


$$V_0 = \frac{5}{6} \text{ Vin}$$

Problem 4 – Op-Amp Circuits (12 points)


Note: Assume that all op-amps are ideal except that they have rails of $\pm 5V$.



(c) Find and sketch the Thévénin Equivalent of this op-amp circuit (from terminals A-B).



(d) Find and sketch the Norton Equivalent of this op-amp circuit (from terminals A-B).



Problem 5 (14 points)

A CMOS process is listed below:

- (1) Start with p-type wafer.
- (2) Deposit 0.5 μ m oxide. Note: This and all oxides have relative dielectric constant of 3.9. (ϵ_0 is on cover page.)
- (3) Pattern with well mask. (LIGHT GRAY, DARK FIELD)
- (4) Implant n well and drive to 1 µm depth.
- (5) Remove all oxide and deposit 0.5µm oxide.
- (6) Pattern with active area mask. (BLACK RECTANGLE, DARK FIELD)
- (7) Grow 10nm gate oxide.
- (8) Deposit 0.5µm polysilicon.
- (9) Pattern polysilicon (gates). (DARKER GRAY, CLEAR FIELD)
- (10) Apply resist and pattern with select mask. (NOT SHOWN)
- (11) Implant p-type source drains and anneal to get 0.1 µm junction depth.
- (12) Apply resist and pattern with second select mask. (NOT SHOWN)
- (13) Implant n-type source drains and anneal to get 0.5 µm junction depths for both p-type and n-type source drains.
- (14) Deposit 0.5µm oxide.
- (15) Pattern for contacts. (LIGHTER SQUARES IN ACTIVE AREA, DARK FIELD)
- (16) Deposit 1µm Al metal.
- (17) Pattern metal. (DOTS, CLEAR FIELD)

We do not show the layout for the entire circuit, but just one PMOS device on page opposite.


(a) Draw a sketch on the axes provided (on the facing page) of the cross-section through the device along the line A-A (after step 17). Note: The sketch must be to scale and neat to receive full credit.


(b) What is the gate capacitance in fF of this device? (Put answer in box provided on facing page.)

(c) What is the metal to substrate capacitance per unit area $(fF/(\mu m)^2)$? (Put answer in box provided on facing page.)

$$C_{HA} = \frac{E_V E_O}{t_{Held}} = \frac{8.85 \times 10^{-14}}{10^{-8}} = \frac{0.034 \times 10^{-15}}{10^{-8}} = \frac{6.034 \times 10^{-15}}{10^{-8}}$$

Problem 5 Answer Sheet





(b)
$$C_{Gp} = 3.4 \text{ } fF$$


NOTE - 0.5 MM JUNCTION DEPTH IS TOO DEEP! THEY WILL SHORT UNDER GATE


- 10 mm GATE OXIDE


(c)
$$C_{MA} = 0.034 \, \text{fF/} \, \mu \text{m}^2$$


Problem 6 (12 points)


Find the Thévénin equivalent circuits of the following. (You must draw solution in box provided.)













Problem 7 – Power and Energy (12 points)

- (a) The switch closes at t = 0. Then we wait a long time. Find the energy:
 - (a.1) delivered by the power supply.
 - (a.2) dissipated in the resistor.
 - (a.3) delivered to the capacitor.

(Answers must appear in answer boxes and must have units.)





 $V_1(t)$ is a square wave switching every 1µsec. It is going from +2V to 0V, back to +2V, etc. (Period is 2µsec.)

(b.1) What is the average power delivered by
$$V_1$$
 in mW?

$$V_1 = \frac{1}{2} \frac{V^2}{(R_1 + R_2)} = \frac{1}{2} \frac{(2)^2}{2R} = 1 \text{ mW}$$

(b.2) What is the average power dissipated in each of the resistors R_1 to R_5 ?

Ri, Ri, Ri, Ri have same voltage drops. $P_{R1-R4} = \frac{1}{2} \frac{V^2}{R} = \frac{1}{2} \frac{(1)^2}{1 \cdot R} = \frac{0.5 \, \text{mW}}{1 \cdot R}$ op amp out put voltage is a square wave o to 2V

	b.1
	b.2 $P_{R1} = 0.5 \text{ mW}$
	$P_{R2} = \underline{\mathcal{O}.5} \text{ mW}$
	$P_{R3} = \underline{o.5} \text{mW}$
	$P_{R4} = \underline{0.5} \text{ mW}$
A	$P_{R5} = 0.002 \mathrm{mW}$

PR5 = $\frac{1}{2}$ CV²+ = $\frac{1}{2}$ (1p)(2)²(10⁵) (b.3) What is the average power dissipated in the capacitor? = $\frac{2\mu N}{2}$

Capacitor does not dissipate any (average) power.

P = O mW

(b.4) Where does the energy dissipated in R_3 $_{b.4}$ come from?

b.3

Problem 8 - Drain I-V (14 points)

The drain I-V characteristics of one of the Berkeley world record-setting PMOS "FinFet" devices are given opposite. The device has a channel length of only 40 nm. This device has a width of $1\mu m$ and a gate oxide thickness of 2 nm. If we assume a (-)0.25V threshold, we note that in saturation it seems to obey our model equation:

$$I_D = I_{DS}(1 + \lambda |V_{DS}|)$$

where

$$I_{DS} = k_V \frac{W}{L} (V_{GS} - V_T)$$
. (Note: V_{GS} , V_{DS} , I_D , I_{DS} , V_T are all negative for PMOS.)

We intend to use this device in a circuit with logic values corresponding to $\sim 0V$ and $\sim 1V$, using, of course, a 1V power supply.

(a) Device parameters: a.1) What is k_V for this device (20% accuracy)?


 $k_V = 16$ units $\frac{\mu k}{V}$

a.2) What is
$$\lambda$$
 (20% accuracy)?

 $\lambda = 0$ units $\sqrt{-1}$

- (b) Basic inverter: In the absence of an NMOS device we can still make an inverter with a resistor and power supply. Suppose we hook up the device as follows:
 - (b.1) For this inverter you are to estimate the output voltage at several values of input voltage; in particular, fill out the table opposite. An accuracy of .05 V is adequate.

In order to estimate the performance of this CMOS inverter, we consider a chain of identical inverters. Stage 1 and 2 are shown at the right. Suppose the input to stage 1 is low $(\sim 0V)$.



 V_{DD}


(b.2) The Berkeley designers believe that for this inverter a sensible logic "0" range might be 0 < V < 0.25 V. What might be a sensible voltage range to define as "1"?

(b.3) Now we want to consider the transient. If we ignore interconnect and drain capacitances, what is the capacitance loading the output node of stage 1? Give both a formula in terms of the circuit capacitances and evaluate for the numerical value.

b.3
$$C = \frac{\text{Est}}{\text{F}} \cdot \text{W} \cdot \text{L}$$
(formula)
$$C = 0.69$$
(numerical value)

(b.4) The input to stage 1 is suddenly switched from 0V to 1V. We expect the output of stage 1 to go from high to low. You have already computed the capacitance in question (b.3); now compute the resistance governing this transient. And compute the time for the output to reach 0.25V (formula and value). PLEASE NOTE ANSWER BOXES OPPOSITE.

Problem 8 (Cont.)



$$(b.4) R = 3K ohms$$

$$\Delta t = \frac{-RC \ln \frac{Vol}{Voll}}{\Delta t} \quad \text{(formula)}$$

$$\Delta t = \frac{2.8 \times 10^{-12}}{\text{(sec)}} \quad \text{(sec)}$$