

# **Problem 1: Circuit Analysis [35 points]**


a) Find  $V_x$ . [5 pts]



Source transformation:



b) In the circuit below, the independent source values and resistances are known. Use the **nodal analysis technique** to write **2 equations sufficient to solve for**  $v_x$  and  $v_y$ . To receive credit, you must write your answer in the box below. [10 pts]




Write the nodal equations here: Need to write equations with only vx kvy as

$$\frac{V_{AA} - V_{X}}{R_{1}} = \frac{V_{X}}{R_{2}} + \frac{2V_{Y}}{100R_{4}} = 0$$

$$V_{BB} = V_{X} - V_{Y}$$

### Problem 1 (continued)

c) Consider the following circuit:



i) Find the numerical value of  $v_x$ . [5 pts]


Apply KCL to node x;

$$\frac{9-v_x}{1kn} - \frac{v_x}{10kn} + \frac{11v_x - v_x}{5kn} = 0$$

$$v_x = -10$$
 V

ii) Find the power development/absorbed by the dependent source. [5 pts]

Current in flowing through dependent source



Current by flowing through dependent source is equal to current flowing through 
$$5kD$$
 resistor. power =  $\frac{2.2}{5kD}$  [developed, absorbed]

$$i_y = \frac{v_x - v_y}{5kD} = \frac{v_x - 11v_x}{5kD} = \frac{10v_x}{5kD} = \frac{100v}{5kD} = \frac{20mA}{5kD}$$

power absorbed =  $v_y$  is =  $(-110v)(z_{0mA}) = -2200mW$  power is developed!

iii) Draw the Thevenin Equivalent Circuit. [6 pts]


Shorting terminals a and b together:

$$I_{sc} = \frac{-11 v_x}{11 kn}$$

$$= \frac{110 v}{11 kn}$$

$$= \frac{110 v}{11 kn}$$

$$R_{Th} = -\frac{V_{0c}}{I_{sc}} = -\frac{11(-10)}{10\times10^{-3}} = 11 \text{ k.s.}$$




iv) What is the maximum power that can be delivered to a load resistor  $R_L$  connected between terminals a and b? [4 pts]

$$\left(\frac{\sqrt{h}}{2}\right)^{2}/R_{Th} = \frac{(55)^{2}}{11 \times 10^{3}} = 275 \text{ mW}$$


## **Problem 2: Op-Amp Circuits [25 points]**

Assume the op-amps in this problem are ideal.

a) Consider the following circuit:



i) Find an expression for  $V_o$ . [10 pts]



ii) Find  $V_o$  for  $V_A = V_B = 3$  V. [2 pts]

$$V_0 = 5(V_A + V_B) = 5(3+3) = 30 \text{ V}$$
  
But this s higher than  $V^+ = 20 \text{ V}$   
Thus, the openp s saturated at  $20 \text{ V}$ 


$$V_o = 2D$$
 V

### **Problem 2** (continued)


b) i) Design an op-amp circuit which performs the function  $v_{out} = 0.5v_{in}$ , using only 10 k $\Omega$  resistors and op-amps. [8 pts]

There are several ways to achieve this:


1) Use a voltage-divider circuit together with a unity-gain buffer:



2) Use a differential amplifier circuit:




3) Cascade 2 inverting amplifiers, one with gain = -0.5, the other with gain = -1.




ii) What is the advantage of using an op-amp circuit to implement this function, rather than using a simple voltage divider (2 resistors connected in series)? [5 pts]

The op-amp circuit doesn't suffer from the loading effect, whereas the simple voltage-divider



## **Problem 3: Transient Response [35 points]**

a) In the circuit below, the switch is at position 1 for a long time and is then moved to position 2 at t = 0.



i) Write 2 independent differential equations relating  $V_x$  and  $V_y$ , for t > 0. To receive credit, you must write your answer in the box below. [8 pts]

Applying KCL to nodex: 
$$\frac{v_x}{R_1} + C_1 \frac{dv_x}{dt} + \frac{v_x - v_y}{R_2} = 0$$
 (Equation 1)

Applying KCL to node y: 
$$\frac{v_y - v_x}{R_2} + C_z \frac{dv_y}{dt} = 0$$
 (Equation 2)

Write the differential equations here:

$$C_{1}\frac{dv_{x}}{dt} + v_{x}\left(\frac{1}{R_{1}} + \frac{1}{R_{2}}\right) - \frac{v_{y}}{R_{2}} = 0$$

$$C_{2}\frac{dv_{y}}{dt} + \frac{v_{y}}{R_{2}} - \frac{v_{x}}{R_{2}} = 0$$

ii) At what rate does  $V_x$  change (i.e. what is  $\frac{dv_x}{dt}$ ) at  $t = 0^+$ ? [4 pts]

At  $t = 0^+$ ,  $v_x = v_y = V$ , since voltages across

capacitors cannot change instantaneously,  $v_y = v_y - v_x$ 

$$i_{C_{1}} = \frac{v_{5} - v_{x}}{R_{2}} = O \Rightarrow \frac{dv_{x}}{dt} = -\frac{v_{x}}{R_{1}C_{1}} = -\frac{V_{1}}{R_{1}C_{1}}$$
iii) At what rate does  $V_{y}$  change at  $t = 0^{+}$ ? [3 pts]

At what rate does  $V_y$  change at t = 0 ? [3 pis]  $V_y$ from Equation 1

$$\frac{dv_y}{dt} = \frac{1}{R_2 c_2} (v_y - v_x) = 0$$

$$\frac{dv_x}{dt} = \frac{-\frac{V_1}{R_1C_1}}{-\frac{V_1}{R_1C_1}}$$

$$\frac{dv_y}{dt} =$$

# **Problem 3** (continued)

b) In the circuit below, the switch has been in the closed position for a long time. The switch is opened at t = 0, and then closed again at t = 0.5 ns.

For t < 0, dis=0  $3 k\Omega$ =) 1 = 0 so 6kp resistor is shorted out 12(t(0) = 6V = 2 mA

With switch closed, inductor "sees" 3ks resistor in parallel with 6 kg resistor:  $Req = \frac{3.6}{3+6} = 2 \text{ kg}$ 

i) Write an equation for  $i_L$  (t) for 0 < t < 0.5 ns [8 pts]

i, (0+) = i, (0-) = 2 mA

If switch were to stay open indefinitely, the final value of is would be 0. i. (t) = final value + (initial value - final value) e-t/(4/R)


Equation for  $i_L$ :  $(i_L(t)) = 2e^{-3\times 10^{9}t}$ mA 0<+x0,5ns

ii) Write an equation for  $i_L(t)$  for t > 0.5 ns. [8 pts] At t = 0.5 ns  $i_L = 2e^{-(3 \times 10^9)(0.5 \times 10^9)}$ in (0,5nst) = in (0,5nst) = 0,45 mA

Final value of iL (switch dosed) is 2mA


 $i_{L}(t) = 2 + (0.45 - 2) e^{-(t - 0.5 ns)/(L/Reg)} \frac{L}{Reg} = \frac{2 \times 10^{-6}}{2 \times 10^{3}} = 10^{-9} s$ Equation for  $i_{L}$ :  $2 - 1.55e^{-109(t - 0.5 ns)}$  m A  $i_{L} = 0.5 ns$ 

iii) Neatly sketch  $i_L(t)$  on the axes provided. [4 pts]



## Problem 4: p-n Junctions; Diodes [25 points]

a) Consider a p-n junction of area 1 µm<sup>2</sup> formed in a p-type silicon sample maintained at 300K. The p and n regions are uniformly doped, as indicated in the figure below.



#### Schematic cross-sectional view of p-n junction

i) What is the sheet resistance of the n-type region? [9 pts] n-type region :  $n = N_0 - N_A = 10^{20} cm^{-3} >> \rho$   $R_s = 15.6$ 

$$R_s = \underline{15.6}$$
  $\Omega$ /square

From plot of mobility vs. dopant concentration on Page 2, un = 80 cm²/vs for NA+ND=1020cm-3

$$\frac{e}{t} = \frac{1}{4\mu_{nn}t} = \left[ (1.602 \times 10^{-19})(80)(10^{20})(0.5 \times 10^{-4}) \right]^{-1} = 15.6 \, \Omega/\Box$$

ii) What is the junction capacitance? (Consider the worst case: 0V bias voltage.) [10 pts]

built-in potential 
$$\phi_{bi} = \frac{kT}{g} \ln \frac{(10^{20})(10^{17})}{(1.45 \times 10^{10})^2} = 0.99V$$


$$= \sqrt{\frac{2 \, \epsilon_{si} (\phi_{bi} - V)}{g} \left(\frac{1}{N_A} + \frac{1}{N_B}\right)} = \sqrt{\frac{2(11.7 \times 8.854 \times 10^{-14})(0.99)}{1.602 \times 10^{-19}} \left(\frac{1}{10^{17}} + \frac{1}{10^{20}}\right)} = 0.113 \, \mu m$$

$$C_{j} = A \frac{\varepsilon_{si}}{x_{q}} = (10^{-4})^{2} \frac{(11.7)(8.854\times10^{-14})}{1.13\times10^{-5}} = 9.17\times10^{-16} F$$

$$C_j = 0.92 \qquad f_F$$

# **Problem 4** (continued)

b) Consider the following diode (ideal rectifier) circuit:



i) Fill in the table with the values of  $V_{out}$  for various combinations of  $V_A$  and  $V_B$ . [4 pts]

VA=5V, VB=0V: Only rectifier B is ON, shorting Vout to VB.

V <sub>A</sub> (Volts)	V <sub>B</sub> (Volts)	V <sub>out</sub> (Volts)
0	0	0
0	5	0
5	0	0
5	5	5


ii) What logic function does this circuit perform? [2 pts] (Assume that 5 V corresponds to logic level 1, and 0 V corresponds to logic level 0.)

# Problem 5: MOSFETs -- Short Answer (1-2 sentences) Questions [20 points]

a) Why does drain current |I<sub>DS</sub>| saturate as |V<sub>DS</sub>| increases in a short-channel MOSFET? [5 pts]

As |V<sub>DS</sub>| increases, the lateral electric field increases to a
high enough level that velocity saturation occurs, in
which case the carrier velocity (hence |I<sub>DS</sub>|) doesn't
increase with further increases in electric field (a|V<sub>DS</sub>|).

b) Given the following CMOS current-vs.-voltage characteristics:



i) Are these short-channel MOSFETs? Justify your answer. [5 pts]

Yes. The saturation current increases linearly with fixed increments in [Vas], characteristic of short-channel MOSPETS.

ii) Estimate the equivalent resistances  $R_n$  and  $R_p$  (relevant for digital CMOS circuits) of the n-channel and p-channel transistors, respectively, for  $V_{DD} = 1.8 \text{ V}$ . [6 pts]

Find drain currents at |Vos | = \frac{1}{2}(Voo + \frac{100}{2}) = \frac{3}{4}V\_{DD}, for |Vas| = Voo.

NMOS I = 
$$1 \times 10^{-3} A$$


$$R_n = \frac{1.35 \text{V}}{0.0011 A} = 1227 \Omega$$

PMOS:  $I = 4.5 \times 10^{-4} A$   $R_{\rho} = \frac{1.35 \text{ V}}{4.5 \times 10^{-4} A} = \frac{3000 \text{ }\Omega}{4.5 \times 10^{-4} A}$ 

iii) How will the equivalent resistance change as  $V_{DD}$  is reduced (e.g. to save power)? What impact would a reduction in  $V_{DD}$  have on logic-gate delay? [4 pts]

Consider a lower VDD, e.g. 1.2V. Comparing the slopes which represent 1 Req (see I-V plot above), we see that Req increases as VDD is reduced. Larger Reg => larger RC => increased delay

## **Problem 6: CMOS Circuit [30 points]**




The following fabrication process (starting with a p-type Si wafer) is used:

- 1. Thermally grow 700 nm of SiO<sub>2</sub>.
- 2. Pattern the SiO<sub>2</sub> using the well mask.
- 3. Implant phosphorus and perform a high-temperature, long anneal to "drive in" the well to a depth of  $2 \mu m$ .
- 4. Remove the SiO<sub>2</sub> (using a highly selective wet etch process, which does not etch Si).
- 5. Grow 500 nm of SiO<sub>2</sub> ("field oxide").
- 6. Pattern the SiO<sub>2</sub> using the oxide ("active-area") mask.
- 7. Thermally grow 10 nm of SiO<sub>2</sub> ("gate oxide") in the bare regions of the Si.
- 8. Deposit 500 nm of heavily doped poly-Si (by CVD).
- 9. Pattern the poly-Si using the gate mask.
- 10. Use dark-field select mask to pattern photoresist; implant boron; strip the photoresist. This will form the p+ source and drain junctions for the p-channel MOSFET.
- 11. Use clear-field select mask to pattern photoresist; implant arsenic; strip the photoresist. This will form the n+ source and drain junctions for the n-channel MOSFET.
- 12. Anneal the wafer in order to activate the dopants. The final source/drain junction depth is 250 nm.
- 13. Deposit 500 nm of SiO<sub>2</sub> ("passivation oxide").
- 14. Pattern the deposited SiO<sub>2</sub> film using the contact mask.
- 15. Deposit 750 nm of aluminum.
- 16. Pattern the Al using the metal mask.

EECS40 Final Exam Spring 2000


# Problem 6 (continued)

a) Draw cross-section A-A' in the space provided. Identify all layers clearly. [15 pts]




Cross-section A-A'

b) Draw cross-section C-C' in the space provided. Identify all layers clearly. [10 pts]




Cross-section C-C'

c) Draw the circuit schematic, labelling V<sub>DD</sub>, GND, W, B and B. [5 pts]



# **Problem 7: Logic Circuit; Gate Delay Analysis [30 points]**

Consider the following logic circuit:



The NAND gate circuit schematic is given below:

 $V_{DD}$ 

$$C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}} = \frac{(3.9)(8.854 \times 10^{-14})}{2.5 \times 10^{-7}} = 1.38 \, \mu F/cm^2$$

Gate-oxide thickness = 2.5 nm

# PMOS:


W/L = 0.3 μm/0.2 μm  $R_p = 20 \text{ k}\Omega$ 

### **NMOS**:

W/L = 0.2 μm/0.2 μm  $R_n = 10 \text{ k}\Omega$ 

Worst case pull-up (only one PMOSFET ON) resistance = pull-down resistance = 20 k &

a) Fill out the truth table, and write a simple logical expression for the function G. [5 pts]



		A	В	BC	AD	EF
A	В	C	D	E	F	G
0	0	- (		1	1	0
0	1	1	0	0	1	1
1	0	0	1	1	0	1
1	1	0	0	1	1	0

$$G = \overline{AB} + \overline{BA}$$
(exclusive OR)

## <u>Problem 7</u> (continued)

b) Compute the delay of the logic circuit (time between an input voltage step change and time at which the voltage at G reaches  $0.5V_{DD}$ ), assuming that the drain-junction and interconnect capacitances are negligible. [9 pts]

capacitances are negligible. [9 pts]
$$C_{p} = (W_{p} \times L_{p}) C_{ox} = (0.3 \times 10^{-4})(0.2 \times 10^{-4})(1.38 \times 10^{-6})$$

$$= 0.828 \text{ f} \text{ f}$$

$$\det \text{delay} = 51.9 \text{ p s}$$

$$delay = \underline{51.9} \quad \rho_s$$

$$C_n = (W_n \times L_n) C_{0x} = (0.2 \times 10^{-4}) (0.2 \times 10^{-4}) (1.38 \times 10^{-6}) = 0.552 \text{ fF}$$

There are 3 stages in the logic circuit. For the first 2 stages, the load capacitance is  $C_n + C_p = 1.38 fF$ . For the 3rd stage, the load capacitance is Iff. For all 3 stages, the pull-up/pull-down resistance is 20 ks.

Delay = 
$$[(RC)_{15t \text{ stage}} + (RC)_{2nd \text{ stage}} + (RC)_{3nd \text{ stage}}] \times 0.69$$
  
=  $[(20 \times 10^{3})(1.38 \times 10^{-15}) + (20 \times 10^{3})(1.38 \times 10^{-15}) + (20 \times 10^{3})(1 \times 10^{-15})] \times 0.69$   
= 51.00

c) Compute the delay of the logic circuit again, this time assuming that the interconnects between gates 3 and 5 and between gates 4 and 51. gates 3 and 5 and between gates 4 and 5 have significant resistance  $R_{int} = 1 \text{ k}\Omega$  and capacitance (to ground)  $C_{int} = 1$  fF. (Use the "one-lump" interconnect model.) [10 pts]

$$delay = \underline{67.3} \quad \rho_s$$

For the 2nd stage, the load capacitance is now Cint + Cn + Cp = 2.38fF, and the pull-up/pull-down resistance is now 20 kn+ kn = 21 kn.


Delay = 
$$[(20 \times 10^3)(1.38 \times 10^{-15}) + (21 \times 10^3)(2.38 \times 10^{-15}) + (20 \times 10^3)(1 \times 10^{-15})] \times 0.69$$
  
= 67.3 ps

EECS40 Final Exam Spring 2000

## Problem 7 (continued)

d) Consider two interconnect wires which lie close to each other, as illustrated below. When the voltage on one wire changes, the voltage on the other wire will be affected due to capacitive coupling between the two wires; this phenomenon is referred to as "cross-talk".

Indicate in the table below how cross-talk would be affected by various changes. [6 pts]



	Cross-talk will:					
Change:	increase	decrease	not change	Brief Explanation/Justification		
increase S		<b>✓</b>	1	coupling capacitance between wires decreases		
increase t <sub>int</sub>	<b>✓</b>			coupling capacitance between wires increases		
increase W <sub>int</sub>		<b>✓</b>		capacitance between wire & ground increases; $\frac{Cc}{Cc+C_2}$ decreases		