FINAL EXAM NAME ______ May 10, 2010

INSTRUCTIONS

- Read all of the instructions and all of the questions before beginning the exam.
- There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to help you allocate your time accordingly. You have a total of 3 hours to finish this exam. Be careful not to spend all your time on any one part.
- This is a closed book exam, except you can have two two-sided 8.5"×11" sheet of notes and a calculator.
- Unless otherwise noted on a particular problem, you must show your work (in the space provided plus the backs of the pages, if needed) for all problems to receive full credit; *simply providing answers will result in only partial or no credit, even if the answers are correct.* If you require extra space beyond what is provided, be sure to turn in any material that is required to support your solutions. Note that there are extra pages at the end of this exam. Do not use any attached pages until you have exhausted the pages contained in this exam.
- Turn in the entire exam, including this cover sheet.
- Put your name on every page of this exam, as well as on any additional material that you submit.

Signature:

• Be sure to provide units where necessary.

Problem 1:	/ 38 points
Problem 2:	/ 25 points
Problem 3:	/ 20 points
Problem 4:	/ 25 points
Problem 5:	/ 35 points
Total:	/ 143 points

EE 143		FINAL EXAM	NAME	
C. Nguyen		May 10, 2010		
Problem 1.	Total 38 points			

Please provide short written answers to the questions that follow.

(a) Which technology was the first in volume production, NMOS or PMOS, and why?

(**b**) Are substrate doping levels higher or lower in modern (i.e., today's) CMOS versus 1990's CMOS? Why?

(c) A silicon wafer is uniformly doped with boron (to $2x10^{15}$ cm⁻³) and phosphorus (to $1x10^{15}$ cm⁻³) so that it is net p-type. This wafer is then thermally oxidized to grow about 1 µm of SiO₂. The oxide is then stripped and a measurement is made to determine the doping type of the wafer surface. Surprisingly it is found to be n-type. Explain why the surface was converted from p- to n-type.

FINAL EXAM May 10, 2010

NAME _____

<u>Problem 1</u>. (continued)

(d) To etch aluminum, you use a solution composed of:

80% phosphoric acid $(H_2PO_4) + 5\%$ nitric acid (HNO_3)

+ 5% acetic acid (CH₃COOH) + 10% water (H₂O)

- i) Explain the mechanism by which the above solution etches aluminum.
- ii) What is the biggest problem with use of this solution and how might you best solve it?

(e) How does chemical mechanical polishing (CMP) differ from lapping?

(f) Suppose you ran a CMOS process up to metal patterning and tested your devices before finishing the entire process just to see if the devices were functional. Suppose this test reveals that all of your threshold voltages are wrong. What should you do to fix this and how does your solution work?

FINAL EXAM May 10, 2010

<u>Problem 1</u>. (continued)

(g) In LOCOS oxidation, patterned films of nitride on oxide are used to block oxidation over active area regions. Unfortunately, LOCOS also introduces "bird's beaks" that encroach into the active regions, and this limits how small an MOS device can be made. Can we suppress the bird's beak in LOCOS by dispensing with the oxide film and instead depositing nitride directly over silicon? What would be the problem with this approach? Explain.


(h) Suppose you plan to use a stepper projection lithography tool to pattern polysilicon over oxide. The tool uses an exposure wavelength of 200 nm and has a numerical aperture of 0.5. What is the minimum theoretical feature size that this tool can resolve? What is the maximum height of topography over the wafer surface that this tool can handle while maintaining this resolution?

EE 143	FINAL EXAM	NAME
C. Nguyen	May 10, 2010	

<u>Problem 2</u>. Total 25 points

The cross-section for a standard, LOCOS-isolated, **nwell** CMOS technology (similar to the pwell process described in lecture) is shown below.


- (a) Label all layers in the process, including n+ and p+ diffusions. Also, delineate thermal oxides from LPCVD oxides. Then use wires (i.e., lines) and batteries to implement an inverter in this technology, hooking up relevant portions to V_{DD} and ground, and clearly indicating inputs and outputs.
- (b) Draw on the figure the cross-section of a guard ring at a location that provides the most effective protection against latch-up. Indicate the dopant type used and the bias voltage to which this ring is attached. Explain why this location is better than any other. Draw parasitic transistors and current direction arrows to aid in your explanation



EE 143	FINAL EXAM	NAME
C. Nguyen	May 10, 2010	

<u>Problem 3.</u> Total 20 points

Boron ions are implanted into the SiO₂-Silicon-SiO₂ sandwich structure shown below at a dose of 10^{15} cm⁻². A subsequent high temperature step at 1000° C for 4 hrs in a N₂ ambient is used to activate and drive-in the dopants. To simplify the problem, you can assume that the diffusion coefficient D_{boron} (=7.2×10⁻³ µm²/hr at 1000°C) is the same in Si and SiO₂, that there is no boron segregation at the Si-SiO₂ interface, and that that implanted ranges of B⁺ in silicon and SiO₂ are the same.



- (a) What is the implant energy that achieves the lowest possible sheet resistance in the silicon layer?
- (b) Estimate the sheet resistance.

FINAL EXAM May 10, 2010

NAME _____

<u>Problem 3</u>. (continued)

EE 143FINAL EXAMNAME _____C. NguyenMay 10, 2010

<u>Problem 4</u>. Total 25 points

The drain currents for four NMOSFETs on the same die with the same W_{drawn} 's (=50µm), but with different L_{drawn} 's, were measured for two different V_{GS} 's, with drain voltages set at 50mV, and sources and bulks tied to ground. The resulting data are summarized as follows:


L _{drawn} [µm]	2	4	6	8
$I_d (V_{GS} = 3V) [\mu A]$	16	6.9	4.5	3.3
$I_d (V_{GS} = 6V) [\mu A]$	28	12.7	8.2	6.0

For this problem, assume that the effective channel width $W_{eff} = W_{drawn}$, the threshold voltage $V_t = 0.7V$, and the gate oxide thickness $X_{ox} = 20$ nm, for all devices. Also assume that for a device with no external series resistance R_{ext} , the drain current I_d in the linear region (i.e., with small V_{DS}) is given approximately by

$$I_d = \frac{\mu_o}{1 + \theta(V_{GS} - V_t)} \frac{W_{eff}}{L_{eff}} C_{ox} (V_{GS} - V_t) V_{DS}$$

Use the data and the graph paper below to determine the following parameters:

- (a) the external resistance in series with the channel, R_{ext}
- (b) $\Delta L = L_{drawn} L_{eff}$, where L_{eff} is the effective channel length considering all sources of deviation
- (c) the low field mobility, μ_0 ; and
- (d) θ of the devices.



FINAL EXAM May 10, 2010 NAME _____

<u>Problem 4</u>. (continued)

FINAL EXAM May 10, 2010

NAME _____

<u>Problem 4</u>. (continued)

FINAL EXAM May 10, 2010


Problem 5. Total 35 points

The simplified CMOS process flow used to fabricate an NMOS transistor is as follows:

NAME

- i) CMOS twin-well processing steps to form nwell's and pwell's, both with doping $N_{sub}=???$ cm⁻³, and standard LOCOS to define active areas.
- ii) Sacrificial oxide growth: Target = 30 nm, 900°C , 20 min. dry O_2 .
- iii) Threshold implant: B11, E = 10 keV, $D_I = ??? \text{cm}^{-2}$.
- iv) Strip sacrificial oxide.
- v) Gate oxidation: 900° C, 12 min. dry O₂ + 20 min. N₂ anneal. Target = 10 nm.
- vi) Polysilicon gate deposition: 650° C, 1 hr. 35 min. Target = 250 nm.
- vii) Gate definition.
- viii) Re-oxidation: 900°C, 14 min. dry $O_2 + 10$ min. N_2 anneal. Target = 20 nm SiO₂ on poly.
- ix) n+S/D implant and anneal: 925°C, 20 min. in N₂.
- x) p+S/D implant.
- xi) PSG deposition: 450° C. Target = 300 nm.
- xii) PSG densification: 925°C, 20 min. wet O₂.
- xiii) Contact hole mask.
- xiv) Metal deposition, masking, and patterning.
- xv) Low temperature sintering.

After fabricating an NMOS device using the above process flow, measurements are taken on the device to yield a plot of threshold voltage V_t versus the square root of the inversion surface potential magnitude $|\psi_s|$ plus V_{SB} as shown below.



FINAL EXAM NAME _____ May 10, 2010

<u>Problem 5</u>. (continued)

In this problem, when calculating threshold voltages or determining effective dopant depths, use the approximation $N_s x_s = Q$, where Q is the effective implanted dose in the silicon, and x_s is the effective depth of the implanted profile, assumed to have a constant dopant concentration of $N_{tot} =$ $N_s \pm N_{sub}$. (Do not assume that $N_s=0.5N_o$; rather, determine N_s (or N_{tot}) from the experimental data.)

Finally, assume that as an oxide grows over silicon, dopant atoms in the path of the oxide front end up in the oxide; those that are not reached by the oxide stay in the silicon.

Answer the following questions.

- (a) Determine the effective depth of the threshold implant, x_s .
- (b) Determine the threshold implant dose D_{I} used in the above process.
- (c) Determine the background substrate concentration, N_{sub} .

FINAL EXAM May 10, 2010 NAME _____

<u>Problem 5</u>. (continued)

FINAL EXAM May 10, 2010

NAME _____

<u>Problem 5</u>. (continued)

FINAL EXAM May 10, 2010 NAME _____


<u>Extra Page</u>.

FINAL EXAM May 10, 2010

NAME _____

<u>Possibl</u>	ly Us	<u>eful I</u>	<u>Data</u> :

I LSS KANGE SIAI	SIAILSIICS FUK	I ENE DCV	I RANGE	
I BORON	IN SILICON		2	CEVI
		(KEV)	(HICRONS)	I CRON
I SUBSTRATE PAPA	АР.АНЕТЕФ S	10	E0.	.017
		50	.066	028
			840.	1/cn*n
Z 14		50	.160	• 050
		09.1	.190	- 055
M .28.090		02	• 218	- 090 - 096
N 0.4995E	23		27	.067
		5	.259	
RHD/R 0.3190E	02	- •	324	013
I EPS/5 0.1130E	00	n v	.373	019
		4	.397	.081
CNSE 0.3242E	02	150	4 4	1 0.0834
I MU 2.554		~	465	.087
		8	.487	.089
GAMMA 0.8089		с I	. 508	060
		0	0.5297	- 04 Z
		2	• 570	50
Ċ		4 4	010.	50
1 2NU U. 4211E	0.6	ວວ	• •	.102
		ŝ	. 724	.104
		L N	. 79	.107
		¢.	. 830	.109
2 2		280		121101
		o c	150	
		v v	496.	14
-		Ś	966.	.115
		80	•028	• 117
•		0	• 059	
		ŝ	.135	.120
-		0	-210	.123
		Λc	252	121
ELECIKUNIC CKU	DO SECTIONS OF	1 750		0.1289
		0	164.	.130
NORTHCLIFFE CO	CONSTANT 0.252E 04	5	55	261
			é é	10
		•	,	



E	
r of Im	
Number	
62	
Γ	1
Values	
n Coefficient Values for a Number	
Diffusion	
Typical I	
	ļ
l. 4. I	I
e Ie	I
abl	l

Table 4.1 Typical Diffusion Coefficient Values for a Number of Impurities.	$E_{A}(eV)$	3.69	3.47	3.51	3.90	3.69	3.56	3.95
usion Coefficient Values	$D_0(\mathrm{cm}^2/\mathrm{sec})$	10.5	8.00	3.60	16.5	10.5	0.32	5.60
Table 4.1 Typical Diff	Element	B	AI	Ga	П	Р	As	Sb

FINAL EXAM NAME _____

May 10, 2010

LSS RANGE STATISTICS FOR		PROJECTED	
PHOSPHORUS IN SILICON	IENERGY		STANDARD
PHOSPHORUS IN SILICON	(KEV)	(MICRONS)	DEVIATION (MICRONS)
SUBSTRATE DARAMETERS	10	0.0139	0.0069
		0.0253	0.0119
SILICON	30	0.0368	
2 14	40	0.0486	0.0212
2 14	50	0.0607	0.0256
M 28.086	60	0.0730	0.0298
20.000	70		0.0340
N 0.4995E 23		0.0981	0.0380
	90	0.1109	
RH0/R 0.2889E 02	100	0.1238	
		0.1367	(.0492
EPS/E 0.2137E-01	120		
	140		
CNSE 0.2449E 02	1 150		C.0595 0.0628
	160	0.2019	0.0659
MU 0.907	1 170	0.2149	
	1 180	0.2275	0.0719
GAMMA 0.9976	190	0.2409	
P 0.53	200	0.2539	0.0775
	220	0.2798	
	240		
SNO 0.4413E 03	260	0.3309	C.0928
	280	0.3562	0.0974
	300		0.1017
	320	0.406C	0.1059
ION: PHOSPHORUS	340	0.4306	0.1098
ζ 15	360		0.1136
2 15	380		0.1172
M 30.974	400		0.1206
	420	0.5265	0.1239
	440	0.5499	0.1271
	480	0.5730 0.5955	0.1301 0.1330
	500	0.6186	0.1358
	1 550 1	0.6744 1	0.1424
	1 600 1	0.7288	0.1484
	650	0.7819	0.1539
ELECTRONIC CROSS SECTIONS OF	700	0.8338	0.1590
EISEN SCALED	750	0.8846	0.1636
	800	0.9343	0.1680
	850	0.9829	0.1721
	900 1	1.0306	0.1758
	950	1.0773	0.1794
	1000	1.1231	0.1827

SILICON

PHOSPHORUS

FINAL EXAM May 10, 2010 NAME

