## Problem 1

(a) E-Beam lithography has toaddress and expose the pixels in a serial fashion. Optical lithography can expose all pixels simultaneously by flood exposure ( a parallel process). The later has a higher throughput.
(b)
(i) AZ1350J is a positive resist .Kodak 747 is a negative resist.
(ii) For positive resist $(\mathrm{AZ} 1350 \mathrm{~J}), \gamma=\frac{1}{\log 10(90 / 45)}=3.32$

For negative resist (Kodak 747), $\gamma=\frac{1}{\log 10(12 / 7)}=4.27$ (higher resist contrast)
(iii) Resist Kodak 747 (better sensitivity) only needs $12 \mathrm{~mJ} / \mathrm{cm} 2$ to fully exposure while AZ13750J requires $90 \mathrm{mj} / \mathrm{cm} 2$ to fully expose.
(c )Technology factors: $\mathrm{k}_{1}=0.58$ and $\mathrm{k}_{2}=0.54$
$\mathrm{L}_{\text {min }}=\mathrm{k}_{1} \times 248 \mathrm{~nm} / 0.5=0.28 \boldsymbol{\mu m}$
$\mathrm{DOF}=\mathrm{k}_{2} \times 248 \mathrm{~nm} /(0.5)^{2}=\mathbf{0 . 5 3} \boldsymbol{\mu m}$
(d) Steppers maintained at constant temperature to minimize thermal run-in/out overlay errors due to different thermal expansion coefficients of mask and substrate.
(e) To reduce difference of standing wave's $I_{\text {max }}$ and $I_{\text {min }}$, one can use a resist with absorption dyes or by placing an antireflection coating on the reflecting interface.

Problem 2
(a) $\mathrm{C}_{\mathrm{T}}\left(\mathrm{Sid}_{4}\right)=0.02 \times 4.8 \times 10^{18}=9.6 \times 1 \mathrm{x}^{16}$ molecules $/ \mathrm{cm}^{3}$

Since 1 molecule of $\mathrm{SiCl}_{4}$ gives 1 Si atom and the growth rate is assumed to mass-transfer limited,
$\therefore \frac{d y}{d t}==\frac{1}{\left(\frac{1}{k_{s}}+\frac{1}{h_{G}}\right)} \cdot \frac{C_{T}}{5 \times 10^{22}} \approx \frac{h_{G} C_{T}}{5 \times 10^{22}}=\frac{2.62 \times 9.6 \times 10^{16}}{5 \times 10^{22}}=5.03 \times 10^{-6} \mathrm{~cm} / \mathrm{sec}=\mathbf{5 0 3} \AA / \mathbf{s e c}$
(b) (i) We will use the linear regime of the curve where surface-reaction mechanism determines the growth rate R
$\mathrm{R}=$ constant $\mathrm{x} \exp \left[-\mathrm{E}_{\mathrm{a}} / \mathrm{kT}\right]$ or $\mathrm{E}_{\mathrm{a}}=-1000 \mathrm{k} \times \frac{\ln R(1)-\ln R(2)}{1000 / T(1)-1000 / T(2)}$
$\mathrm{R}=0.2 \mu \mathrm{~m} / \mathrm{min}$ at $1000 / \mathrm{T}=0.93$ and $\mathrm{R}=0.01 \mu \mathrm{~m} / \mathrm{min}$ at $1000 / \mathrm{T}=1.1$
Therefore $\mathrm{E}_{\mathrm{a}}=-1000 \times 8.617 \times 10^{-5} \times \frac{\ln (0.2)-\ln (0.1)}{0.93-101}=\mathbf{1 . 5 e V}$.
(ii) The SiH 4 concentration $\mathrm{C}_{\mathrm{T}}$ is lower due to the lower partial pressure of SiH 4 . Therefore R will lower for both mass transfer and surface reaction limited regions
The $\mathrm{k}_{\mathrm{s}}$ term is not affected by the dilution effect.
The $\mathrm{h}_{\mathrm{G}}$ term $(=D / \bar{\delta})$ will have no change in $\mathrm{D}\left(\propto \frac{T^{3 / 2}}{P}\right)$ because $\mathrm{P}_{\text {tolal }}$ is same. The $\bar{\delta}$ term $=\frac{2 L}{3 \sqrt{\frac{\rho U L}{\mu}}}$ will
have minor changes in density and viscosity due to He dilution but will be second-order.

(c ) (i) Step coverage problem is due to directional flux used for deposition (e.g. sputtering). Since the spherical receiving surface will be making different angles to the wafer surface for different $r$ positions, we will still see step coverage effects.
(ii) Flux arriving at wafer distance $\mathrm{r} \mathrm{F}^{\prime} \propto(\cos \theta)^{2} / \mathrm{r}^{2}$

Thickness deposited on wafer $\propto \mathrm{F}^{\prime} \mathrm{x} \cos \Phi($ with $\Phi=\theta) \propto(\cos \theta)^{3} / \mathrm{r}^{2}$
Since $\cos \theta=(r / 2) / R$, therefore thickness $\propto \mathbf{r}$.

## Problem 3

(a) (i) and (ii) profiles :
$\qquad$

SiO2 substrate

$\qquad$
SiO 2 substrate
(iii)
(A) At release time $=2 \mathrm{~min}$, Method (ii) has a larger gap of clearance than Method (i). Less stiction problem.to release the beam.
(B) For a given required clearance, Method (ii) takes less wet etch time
(C) The larger cleared gap between $t=2$ to 4 min can assist the HF etch solution to give more vertical etching component above the spike regions, giving a slightly more planar substrate surface.
(b) Overetch fraction time over step $\Delta=7000 / 4000=1.75$

Worst-case etching time $t=\frac{h_{f}}{v_{f}} \times \frac{(1+\delta)(1+\Delta)}{\left(1-\Phi_{f}\right)}=\frac{h_{f}}{v_{f}}\left[(1+0.03)(1+1.75) /(1-0.05]=\frac{h_{f}}{v_{f}} \times 2.98\right.$
Mask erosion $\mathrm{W} / 2=\mathrm{vm} \mathrm{x} \cot \theta \mathrm{xt}$
Minimum etching selectivity of poly-Si to mask $\mathrm{S}_{\mathrm{fm}}=\frac{v_{f}}{v_{m}}=\frac{4000}{1000 / 2}\left[\cot 80^{\circ}\right] \times 2.98=4.2$
(c) (i) $\mathrm{O}_{2}$ addition to $\mathrm{CF}_{4}$ plasma will generate more $\mathrm{F}^{*}$ radical which w ill etch Si faster. This chemical etching component is isotropic in nature.
(ii) Substrate bombardment by vertically directed energetic ions can sputter away deposited polymer and also damage the substrate atoms at bottom area. Both effects will increase the vertical etching rate compared with the lateral sidewall etching rate.

## Problem 4

(a)_____ Use a wet chemical etch for the contact holes

Explanation: Wet etch is isotropic. Contact hole has gentler slope.
+___Increase substrate temperature during Al deposition
Explanation: Surface diffusion is enhanced with higher temperature which evens out thickness variation.
-- Thicken the oxide around the contact holes while keeping contact size same
Explanation: More shadowing effect with higher aspect ratio of the contact hole
_ ___Develop a CVD Al process
Explanation: CVD is more conformal than evaporation and sputtering _+__Fill the contact hole with CVD tungsten plug before Al deposition
Explanation: The W plug will planarize the contact hole
(b) (i) Dissolution of Si into Al is easier at regions with localized "defects" (e.g. pinholes in the residual native oxide left by contact hole cleaning or Al grain boundaries). The localized Ai-Si reactions will form spikes instead of a uniform interfacial reaction.

(ii) Perimeter of contact holes is closer to the Al interconnect which has a length much larger than the contact hole size. The volume of Al in the interconnect acts like a large reservoir to induce more Si dissolution. Therefore the spikes forms near the perimeter region will be larger and deeper.


## During heat treatment

(iii) If the Al spike has a depth deeper than the junction depth (e.g. source/drain of a MOSFET), it will form a Schottky ohmic contact with the p-type substrate, shorting the source/drain contact to substrate.
(c ) Al-Cu alloy during the sintering step at 400 C will precipitate out at the grain boundaries of the interconnect, blocking the grain boundary diffusion paths for the electromigrated Al atoms. MTF will improve.
(d) Key ideas of dual damascene process flow: 2 layers of dielectrics $\rightarrow$ contact via patterning -» interconnect patterning (larger than contact via size) $\rightarrow \mathrm{Cu}$ deposition $\rightarrow$ planarized by CMP.
To improve the process latitude and performance , one can add etch stops between dielectric layers , encapsulate all copper by depositing diffusion barrier films before Cu deposition which can also serve as a seed layer for Cu plating if copper plating is used.


