

University of California
College of Engineering
Department of Electrical Engineering
and Computer Science

Jan M. Rabaey

TuTh11:00-12:30pm

EECS 141: SPRING 04—MIDTERM 1

NAME	Last	First
-------------	------	-------

SID	
------------	--

Problem 1 (on 11):
Problem 2 (on 12):
Problem 3 (on 9):

Total	
--------------	--

PROBLEM 1: MOSFET Devices (11 points)


Two MOSFETs fabricated in a long channel process are tested to determine their I/V characteristics. Both devices have $W/L = 2.4\mu\text{m}/1.2\mu\text{m}$. Measured drain currents for different values of V_{GS} and V_{DS} are as follows ($V_{SB} = 0$ in all cases):


Condition:	I_D - MOSFET A	I_D - MOSFET B
$V_{GS} = 0V, V_{DS} = 0V$	0A	0A
$V_{GS} = -1V, V_{DS} = -2V$	$20\mu\text{A}$	0A
$V_{GS} = 1V, V_{DS} = 1V$	0A	$45\mu\text{A}$
$V_{GS} = 1V, V_{DS} = 0.02V$	0A	$4\mu\text{A}$
$V_{GS} = -2V, V_{DS} = -2V$	$200\mu\text{A}$	0A

- a. **(6 points)** Determine the device parameters to complete the following table. Assume $\lambda=0$ for both devices.

Parameter:	MOSFET A	MOSFET B
NMOS or PMOS?		
V_{T0}		
k'		

- b. **(5 points)** This fabrication process is now used to make the inverter shown below. On the following graph, sketch the approximate response at V_{OUT} for a rising input step until the transient settles. You may neglect the intrinsic transistor capacitances. Indicate the region of operation of the two transistors as the transient progresses. **Determine precisely the times at which any changes in region of operation occur, and indicate those times on the chart.**





Problem 2: Propagation delay and energy consumption (12 points)

Consider the following circuit. Both PMOS transistor M_1 and NMOS transistor M_2 have the same size with $W=0.36\mu\text{m}$ and $L=0.24\mu\text{m}$. $C_{L1} = C_{L2} = 10\text{pF}$. $V_{DD} = 2.5\text{V}$. Use the transistor parameters, defined in Table 3.2 of the textbook. However, you may assume that **both the body-effect coefficient γ and the channel length modulation factor λ equal 0**.




Table 3.2 Parameters for manual model of generic $0.25\ \mu\text{m}$ CMOS process (minimum length device).

	V_{T0} (V)	γ ($\text{V}^{0.5}$)	V_{DSAT} (V)	k' (A/V^2)	λ (V^{-1})
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

- a. (2 points) Assume that V_{out} is initially at 0. V_{in} now experiences a sharp rise from 0 to V_{DD} . Determine the final voltage at V_{out} after all transients have settled.

$V_{out}(t=\infty) =$

- b. **(2 points)** Determine the propagation delay when V_{in} makes a low-to-high transition as described in part a. You can neglect the transistor capacitances of M_1 and M_2 because the load capacitances C_{L1} and C_{L2} are orders of magnitude larger.

$t_p =$

- c. **(2 points)** Determine the propagation delay when V_{in} transitions from V_{dd} to 0. Assume the same assumptions as in part b.

$t_p =$

- d. **(4 points)** Determine E_{LH} (the energy dissipated in the transistors when V_{in} makes a low-to-high transition) and E_{HL} (the energy dissipated in the transistors when V_{in} makes a high-to-low transition).


$E_{LH} =$

$E_{HL} =$

- e. **(2 points)** In one sentence explain how you would reduce the propagation delay from V_{in} to V_{out} . Is there a limit using this method? If the answer is yes, give the lower limit of the propagation delay using only a few words. No calculation is needed.

Problem 3: Voltage Transfer Characteristic (9 points)

Consider the diode circuit shown below. The I-V characteristic of the diodes is given by the chart on the right side.




- a. (2 point) Determine the value of V_{out} for $V_{in} = 0 \text{ V}$.

$V_{out}(V_{in} = 0 \text{ V}) =$

- b. (2 point) What is the value of V_{out} when $V_{in} = 2 \text{ V}$.

$V_{out}(V_{in} = 2 \text{ V}) =$

- c. **(2 points)** Draw the complete voltage transfer characteristic of the gate (for V_{in} going from 0 to 2V).



- d. **(1 point)** Revisit question (a), assuming now that the gate has a fanout of one identical gate.

$V_{out}(V_{in} = 0V) =$

- e. **(2 points)** Revisit question (b), assuming that the gate has a fanout of one identical gate.

$V_{out}(V_{in} = 2V) =$
