University of California College of Engineering Department of Electrical Engineering and Computer Science

Jan M. Rabaey

TuTh9:30-11am

EECS 141: SPRING 03—MIDTERM 2

NAME	Last		First
		_	
SID			
			Problem 1 (12):
			Problem 2 (14):
			Problem 3 (10):
			Total (36)

Problem 1: Complex Logic: Logical effort and Power (12 pts)

a) (4 pts) Determine sizes of the transistors M_1 - M_6 in Figure 1 so that the circuit provides the same pull-up and pull-down current at the output Z as a unit inverter. **The input capacitance of all inputs** (A, B, and C) should be the same. The width ratio of PMOS to NMOS in the unit inverter is 2:1. *Hint: Start with the pull-up network*.




Figure 1. CMOS logic gate

b) (1 pts) Determine the logical effort of the resulting gate.				
g =				
c) (3 pts) Draw dynamic implementation of the gate in (a). What is the logical effort of				
this dynamic gate? Assume that $R_{on} = 0$ for the evaluation switch transistor.				

g =

d) (4 pts) Construct the truth table for the gate in (a) and compute the probability of the energy consuming transitions of the output, Y, if the input probabilities are p(A = 0) = 0.2, p(B = 0) = 0.5, p(C = 0) = 0.4

 $p_{0->1} =$

Problem 2: Complex Logic: Logical effort and Power (12 pts)

a) (2 pts) What is the logic function of the following CPL gate?





Figure 2. CPL Logic gate

b) (**3pts**) The serial NMOS transistors in the logic section of the CPL gate are clearly on the critical path. We have extracted that critical path in the figure shown below. We want to investigate sizing of these transistors so that the delay is minimized. You may assume that a minimum sized NMOS transistor has an on-resistance equal to **R**. In addition, the only parasitic capacitances that you should consider are $C_{gs} = C_{gd} = C$ (again for a minimum sized transistor). Finally, we decided all three transistors should remain of the same size S during the sizing. Derive an expression for the propagation delay of this critical path as a function of R, C, the load capacitance C_L and S. Determine qualitatively how you would size the devices to make the propagation delay minimum.



c) (3pts) Derive the energy consumption of this path during one transition (input from high to low) as expression of R, C, S, $C_{L_s}V_{dd}$ and V_t . Again, determine qualitatively how you would size the transistors to minimize the energy consumption/transistion.
d) (3pts) Determine the size S that minimizes the energy delay production (EDP).

e) (3pts) Design a 4 input multiplexer (see the truth-table below for its fuction) in the complementary pass-transistor logic style using a minimum number of transistors.

S0	S 1	Output
0	0	A
0	1	В
1	0	С
1	1	D




Figure 3. 4-input MUX

Problem 3. Pipelined adder (12 pts)

You have a carry-bypass adder with 4 bits per stage but you find that it is too slow for large total number of bits. Being lazy to go for a different design, you pipeline the adder. A 12-bit section of your circuit is shown in Fig. 4. Answer the questions (a)-(b) in terms of the total number of bits, *N*, and the following one-bit delays:

 $\begin{array}{ll} tp_{pg} & delay \ through \ the \ propagate/generate \ block = 0.6ns \\ tp_{carry} & delay \ of \ a \ single \ carry \ bit = 1ns \\ tp_{sum} & delay \ of \ a \ single \ sum \ bit = 2ns \\ tp_{mux} & delay \ of \ the \ multiplexer = 0.4ns \\ tp_{reg} & delay \ of \ the \ register = 0.5ns \end{array}$




Figure 4. Pipelined carry-bypass adder.

a) (4 pts) What is the minimum clock period you can use for your N-bit adder? (i.e. throughput time). Give your reasoning for full credit. Is the clock period dependent on the total number of bits, N?

