## Problem 1: Power (12pts)

Consider the circuit of Fig. 1. The signal waveforms of each signal within one period are shown in Fig. 2. You may assume that these signals are repeated with a frequency of 1 MHz (or $\mathrm{T}=1 \mu \mathrm{~s}$ ). Use the following device parameters: $\mathrm{V}_{\mathrm{T}}=1 / 2 \mathrm{~V} ; \mathrm{y}=0$; Ron $=10 \mathrm{kOhm}$, Roff $=$ infinity You man ignore the parasitic capacitances of the transistors.


Fig. 1
a. Draw the waveform of the signals on nodes X and Y , assuming that all input signals are switching between 0 and 2 V ( 4 pts )

$\mathrm{A}_{1}$

$B_{1}$
0 T/4 3T/4 T

$\mathrm{A}_{2}$

$\begin{array}{lll}0 & \mathrm{~T} / 4 & 3 \mathrm{~T} / 4\end{array}$
$\mathrm{B}_{2}$


C

Fig. 2


Signals of nodes $X$ and $Y$ reach Vdd $-V_{T}=1.5 \mathrm{~V}$.
Condicuting devices are labeled in the graph.
Full credit for square waveforms on the left!
Extra points if you considered time constants as indicated by thin lines. ( $\mathrm{T} / 4=250 \mathrm{~ns}$ ).
$\operatorname{tau}(\mathrm{x})=$ Ron $* \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~ns}$
$\operatorname{tau}(\mathrm{y})=\mathrm{Ron}_{\mathrm{on}}+\left(\mathrm{Ron}_{\mathrm{on}}+\mathrm{Ron}_{\mathrm{on}}\right) \mathrm{C}_{3}=70 \mathrm{~ns}$
Resulting waveforms are shown above.
b. Calculate the dynamic power dissipation on this circuit (2pts)

Signal at node X makes two transitions during one clock period, so the energy per transition at node X has to be doubled. The total dynamic power consumption is therefore given by:
$P_{d y n}=f^{*}\left(2 \mathrm{C}_{1}+2 \mathrm{C}_{3}\right) * \mathrm{VdD}^{*}(\mathrm{VdD}-\mathrm{V})=15 \mu \mathrm{~W}$
c. The power consumption of the CMOS inverter can be minimized through circuit optimizations. Determine how each circuit paramter mentioned in the table should be changed to reduce the different inverter power consumption componenets ( 6 pts )

For each parameter, fill in one of the following choices in the blanks:
A - Increase
B - Decrease
C - Doesn't affect this type of power consumption

| Goal | Circuit Parameter Optimization | A, B or C |
| :--- | :--- | :--- |
| Minimize the dynamic power <br> consuption due to CL charging <br> and discharging | Vdd | B |
|  | CL | B |
|  | Transistor abs(Vth) | C |

Untitled Document

|  | Transistor widths (first order) | C |
| :--- | :--- | :--- |
| Minimize the direct-path power <br> consumption (assume a fixed rise <br> and fall time at the input) | Vdd | B |
|  | CL | A |
|  | Transistor abs(Vth) |  |
| Transistor widths | A |  |
| Missipation | Vdd | B |
|  | CL | B |
|  | Transistor abs(Vth) |  |
| Transistor widths | C |  |

## Probelm 2: VTC and propagation delay ( $\mathbf{9} \mathbf{~ p t )}$

Condsider the digital circuit shwon below. It pictures an alternative 2 -input NOR gate followed by a single fanout inverter.
To make the analysis of this circuit easy, we are using simplified transistor models.
First of all, we assume that the transistor can be represented by a linear resistor, this is
NMOS (for W/L = 1): RNon = 10 kOhm; RNoff= infinity; VTN= 0.75 V ;
P MOS (for W/L = 1): RPon $=20 \mathrm{kOhm} ;$ RPoff= infinity; VTP= -0.75 V ;

a. Assume that the PMOS is of minimum size (this is, W/L-1). Determine the sizes of the two NMOS transistors MA and MB so that the Vol of the NOR gate is at most 0.5 V .
Also describe under what conditions this happens (2pts)

$(\mathrm{W} / \mathrm{L}) \mathrm{MA}=2$
$(\mathrm{W} / \mathrm{L}) \mathrm{mB}=2$
b. The parasitic capacitances of a unit size NMOS and PMOS transistors are given in the table below. You may assume taht all capacitances are constant and linear over the operation range. Determine the equivalent load capacitnace at the output of the NOR gate (i) for A siwtching from 0 to 1 , and $B=0$; (ii) for $A$ and $B$ switching simultaneously from 0 to 1 . You should use the sizes derived in a. for both the NOR gate and the fanout inverter (4pts)
Hint: In the case you are not sure about your answer in a, use (W/L)nmos $=3$

| Cap in fF | Cgs | Cgd | Cgb | Csb | Cdb |
| :--- | :--- | :--- | :--- | :--- | :--- |
| NMOS | 0.1 | 0.15 | 0.2 | 0.25 | 0.3 |
| PMOS | 0.12 | 0.17 | 0.22 | 0.27 | 0.32 |

Table below summarizes the contribution for each transistor
(factor 2 is due to Miller effect):

| Transistor (size W/L) | (i)A: 0 to $1, \mathrm{~B}=0$ | (ii) A, B: 0 to 1 |
| :--- | :--- | :--- |
| $\mathrm{MA}(2)$ | $\mathrm{Cdb}+2 \mathrm{Cgd}$ | same |
| $\mathrm{MB}(2)$ | $\mathrm{Cdb}+\mathrm{Cdg}$ | $\mathrm{Cdb}+2 \mathrm{Cgd}$ |
| $\mathrm{MC}(1)$ | $\mathrm{Cdb}+\mathrm{Cdg}$ | same |
| $\mathrm{MF}(2)$ | $\mathrm{Cgs}+\mathrm{Cgb}+\mathrm{Cgd}$ | same |
| Total CL | 3.49 fF | 3.79 fF |

For total C, you need to multiply numbers from Table 1 by (W/L) of each transistor
c. Determine the propagation delay of the NOR gate for A switching from 0 to 1 and 1 to 0 , while $\mathrm{B}=0$. For Cl use the answer you got in b . In not sure use, $\mathrm{Cl}=8 \mathrm{fF}$. You may assuem that the VM of the gate is approx at VDD/2 (3pts)


A: 0 to 1 , worst case longest delay occurs when only one NMOS is "on" $\mathrm{t}(\mathrm{p} 0$ to 1$)=0.69 \mathrm{CL} *(20 \mathrm{k} \| 5 \mathrm{k})$
A: 1 to 0
$\mathrm{t}(\mathrm{p} 1$ to 0$)=0.69 * \mathrm{CL} * 20 \mathrm{k}=52.30 \mathrm{ps}$
Acceptable answers
$\mathrm{t}(\mathrm{p} 0$ to 1$)=6.6 \mathrm{ps}($ also $\mathrm{OK}: 9.4 \mathrm{ps})$
$\mathrm{t}(\mathrm{p} 1$ to 0$)=48.3 \mathrm{ps}$
$\mathrm{CL}=8 \mathrm{fF}=15.0 \mathrm{ps}$ (also OK: 22,1 ps)
$\mathrm{CL}=8 \mathrm{fF}-110.4 \mathrm{ps}$

## Problem 3: Sizing (9pts)

The circuits shown in the figure below illustrate the impact of small topological changes on the delay and energy, when driving a fixed load at the output. You may assume $y=1$ (or Cintrinsic $=$ Cgate). For each of the circuits in the Figure, calculate the following:

(c)

## Untitled Document

a. Size $x$ of the second inverter in the chain to minimize propagation delay from the input Vin to output Vout(6pts)
Hint: do not blindly use the equations given in the book.

Gate delay is given by:
$\operatorname{tp}=\operatorname{tp} 0^{*}(1+f / y)$

Using this equation we can obtain total delay as follows:
(a) delay total $=(1+x / 1)+(1+16 / x)=>x=4$
note: this is well-known geometric mean result
(b) delay total $=(1+(4+x) / 1)+(1+16 / x)=>x=4$
note: geometric mean result $(x=2.5)$ is wrong in this case! For exercise plug in
$x-2.5$ and $x=4$ in the delay formula and check which result gives smaller delay.
(c) delay total $=(1+(4+x) / 1)+(1+16 / x) \Rightarrow x=2$
note: geometric mean result is valid again (no fixed side-loads)
b. Energy consumed by the shaded path in all three cases (3pts). You may assume that $\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}$, and the capacitances are given in fF . ( 3 pts ).

Total energy of the gate can be simply obtained with following formulat:
$\mathrm{E}=(\text { Cintrinsic }+ \text { Cgate })^{*} \mathrm{VDD}^{\wedge} 2$

Using this result, simply plug in the numbers from (a):
$\mathrm{E}(\mathrm{a})=[(1+\mathrm{x})+(\mathrm{x}+16)]^{*} \mathrm{VDD}^{\wedge} 2=24 \mathrm{fJ}$
$\mathrm{E}(\mathrm{b})=[(1+\mathrm{x}+4)+(\mathrm{x}+16)]^{*} \mathrm{VDD}^{\wedge} 2=29 \mathrm{fJ}$
$\mathrm{E}(\mathrm{c})=[(1+4 \mathrm{x})+(\mathrm{x}+16)]^{*} \mathrm{VDD}^{\wedge} 2=27 \mathrm{fJ}$

Note: although not correct, it is also acceptable if you included Cin of the first stage. (+1fJ to these numbers)

