EECS 141: SPRING 01 -- MIDTERM 2

Prof. Andrei Vladimirescu

The transistors in the following problems are minimum-length (0.25 um) devices fabricated in a 0.25 um process; the o NMOS: Vtno = 0.4 V, Vtn = 0.7 V; PMOS: Vtpo = -0.4 V, Vtp = -0.7 V. The supply voltage is Vdd = 2.5 V.

Problem 1. Static CMOS Logic

Consider the two complementary static CMOS gates shown below.



a) Do they implement the same logic function? What logic function(s) do they implement?

Yes 🛛 No 🗆

F1 =	F2 =

b) Considering the transistor sizes shown what is the worst-case input pattern (A-E) from a delay perspective for Circu

Circuit A

A= B=	C=	D=	E=
-------	----	----	----

Circuit B

A=	B=	C=	D=	E=
	The second se			

c) What are the worst-case popagation delays Tphl and Tplh? For which Circuit, A or B, and which input patterns do t

t _{pLH} = Ckt ABCDE= t _{pHL} = Ckt ABCDE=	t _{pLH} = C	Ckt ABCDE=	t _{pHL} = Ck	t ABCDE=
---	----------------------	------------	-----------------------	----------

d) Consider that the inputs change in the following order: A, B, C, D, E. Which circuit performs better and why?

Ckt A		Ckt B	
CMIA	-	CH D L	

e) Give a more appropriate sizing of the transistors (in integer multiples) of Circuit A and B which improves the propa

PROBLEM 2: Dynamic Logic

For the dynamic CMOS gate shown in Fig. 2 and considering the waveforms specified (0-2.5V).



a) What is the logic function?

b) Sketch the waveforms considering just the diffusion capacitances at nodes x, y, z; indicate the voltage levels for eac



EE 141 Midterm#2, Spring 01

c) Now consider that Cgdo = 10fF of the clocking transistors cannot be neglected; draw the waveforms in this situation



d) For each of the three clock periods shown estimate the delta V on the rising (1+, 2+, 3+) and the falling edge (1-, 2-, 3-) at x and z taking into account Cgdo of the clocking transistors.



e) Is there an upper limit for Idelta VI? Explain.

[ΔV] =	S
$ \Delta v =$	

EE 141 Midterm#2, Spring 01

f) What is the average power dissipation of this circuit if it is clocked at f=500MHz? Consider the switching probabilit

P _{av} =

Problem 3. Pass transistor logic.

A CPL implementation of a circuit for a very common arithmetic block is shown in Figure 3.



a) What is the logic function implemented and for what arithmetic block can it be used?

Four =		

b) All input signals are 0-2.5V and Vdd = 2.5V; show the voltage levels for a logic "0" and "1" at nodes x, y, and OUT

Input	Vx	Vy	Vout	
Logic 0				
Logic 1				

EE 141 Midterm#2, Spring 01

c) Suggest a circuit change to improve the noise margins of this circuit; draw your solution on the circuit diagram belo



d) Draw a pass-transistor circuit implementation of this function using both N- and PMOS transistors; does the solution

e) Which solution, c) or d) is preferable and why?

Posted by HKN (Electrical Engineering and Computer Science Honor Society) University of California at Berkeley If you have any questions about these online exams please contact <u>examfile@hkn.eecs.berkeley.edu.</u>