

University of California
College of Engineering
Department of Electrical Engineering and Computer Sciences
E. Alon

Thursday, October 7, 2010
6:30-8:00pm

## EECS 141: FALL 2010—MIDTERM 1

For all problems, you can assume that all transistors have a channel length of 100 nm and the following parameters (unless otherwise mentioned):

NMOS:
$V_{T n}=0.2 \mathrm{~V}, \mu_{\mathrm{n}}=400 \mathrm{~cm}^{2} /(\mathrm{V} \cdot \mathrm{s}), \mathrm{C}_{\mathrm{ox}}=1.125 \mu \mathrm{~F} / \mathrm{cm}^{2}, v_{\mathrm{sat}}=1 \mathrm{e} 7 \mathrm{~cm} / \mathrm{s}, \lambda=0$
PMOS:
$\left|V_{T p}\right|=0.2 \mathrm{~V}, \mu_{\mathrm{p}}=200 \mathrm{~cm}^{2} /(\mathrm{V} \cdot \mathrm{s}), \mathrm{C}_{\mathrm{ox}}=1.125 \mu \mathrm{~F} / \mathrm{cm}^{2}, v_{\mathrm{sat}}=1 \mathrm{e} 7 \mathrm{~cm} / \mathrm{s}, \lambda=0$

| NAME | Last | First |
| :--- | :--- | :--- |


| GRAD/UNDERGRAD |  |
| :--- | :--- |

Problem 1: $\qquad$ / 22

Problem 2: $\qquad$ / 22

Problem 3: $\qquad$ / 22

Total: $\qquad$ / 66

## PROBLEM 1. (22 pts) Complex Gates and Delay.

a) (6 pts) Implement the function $F=\overline{((A+B) \cdot C+D) \cdot E}$ with a complex static CMOS gate.
b) (6 pts) Assuming $\mathrm{R}_{\text {sqp }}=0.5^{*} \mathrm{R}_{\text {sqn }}$, size your gate so that the worst-case pull up resistance is equal to the worst-case pull-down resistance. What is the logical effort of this gate from the E input?
c) (10 pts) Using the switch model for the transistors, what is the delay of the gate shown below when $\mathrm{B}=0 \mathrm{~V}$ and A rises from 0 to $\mathrm{V}_{\mathrm{DD}}$ ? You can assume that $\mathrm{C}_{\mathrm{G}}$ $=\mathrm{C}_{\mathrm{D}}=1.5 \mathrm{fF} / \mu \mathrm{m}, \mathrm{R}_{\mathrm{sqn}}=10 \mathrm{k} \Omega / \square$, and $\mathrm{R}_{\mathrm{sqp}}=30 \mathrm{k} \Omega / \square$, and you should provide your answer in ps.


## PROBLEM 2. Decoders and Logical Effort (22 points)

Shown below is the critical path of a decoder for a $16 \times 128$ SRAM array. This decoder has been implemented by a 2-4 predecoder followed by a 4-16 final decoder.

a) ( $6 \mathbf{p t s}$ ) What is the path effort from A0 to WL0?
b) (2 pts) What EF/stage minimizes the delay of this decoder?
c) ( $6 \mathbf{p t s}$ ) Size the gates to minimize the delay from A0 to WL0.

| Size | Value $\left(\mathrm{C}_{\text {cell }}\right)$ |
| :--- | :--- |
| a |  |
| b |  |
| c |  |
| d |  |

d) (8 pts) Now design a decoder that is optimized for a $16 \times 16$ SRAM array. You can use whatever gates you'd like to, but your input capacitance should still be $2 * \mathrm{C}_{\text {cell }}$, and you should choose the types and number of gates in order to minimize the total delay. You don't need to draw the entire decoder or size the gates - you just need to draw the critical path (like what we've drawn in part a). However, you should explain why you made the choices you did for this design.

PROBLEM 3. (22 pts) Miscellaneous
a) ( 6 points) How much energy is pulled out of the 1.2 V power supply in the circuit shown below when In steps from 1.2 V to 0 V ? How about when In steps from 0 V to 1.2 V ? You can ignore all capacitors associated with the transistors inside of the inverter.

b) ( $8 \mathbf{p t s}$ ) Using the simple switch model of the transistors with $\mathrm{R}_{\mathrm{sqn}}=10 \mathrm{k} \Omega / \square$, $\mathrm{R}_{\text {sqp }}=20 \mathrm{k} \Omega / \square$, and $\mathrm{V}_{\mathrm{TN}}=\left|\mathrm{V}_{\mathrm{TP}}\right|=0.3 \mathrm{~V}$, draw the VTC of the circuit shown below. If the circuit is digital, provide the values of $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{IL}}$; if the circuit is not digital, explain why it isn't digital.

c) ( 8 pts) Shown below is a circuit that your colleague claims can be used to implement a digital gate. Using the velocity saturated model, calculate what Vout is for all 4 states of the input signals (i.e. $A=B=0 ; A=1, B=0 ; A=0, B=1 ; A=B=1$ ). What is the logic function implemented by this gate?


