

University of California College of Engineering Department of Electrical Engineering and Computer Sciences

E. Alon

Thursday, November 6, 2008 6:30-8:00pm

EECS 141: FALL 2008-MIDTERM 2

For all problems, you can assume that all transistors have a channel length of 100nm and the following parameters (unless otherwise mentioned):

NMOS: $V_{Tn} = 0.2V, \ \mu_n = 400 \ \text{cm}^2/(\text{V}\cdot\text{s}), \ \text{C}_{\text{ox}} = 1.125 \ \mu\text{F/cm}^2, \ v_{\text{sat}} = 1e7 \ \text{cm/s}, \ \lambda = 0$ **PMOS:** $|V_{Tp}| = 0.2V, \ \mu_p = 200 \ \text{cm}^2/(\text{V}\cdot\text{s}), \ \text{C}_{\text{ox}} = 1.125 \ \mu\text{F/cm}^2, \ v_{\text{sat}} = 1e7 \ \text{cm/s}, \ \lambda = 0$

| NAME Last Solution | S First |
|--------------------|----------------|
|--------------------|----------------|

GRAD/UNDERGRAD

- Problem 1: ____/ 18
- Problem 2: ____/ 30
- Problem 3: ____/ 20
- Total: ____/ 68

PROBLEM 1. (18 pts) SRAMs and Wires

In this problem, we will be looking at a 256 x 256 SRAM, where each 6T cell is $2\mu m$ wide and 1.5 μm tall. All of the devices in the SRAM cell are minimum length (L = 0.1 μm), and you can assume that both the NMOS access transistors and the NMOS pull-down transistors are 0.25 μm wide, and that the PMOS transistors are 0.12 μm wide. The bitline wires are 0.2 μm wide. You can also assume that V_{DD} = 1.2V, C_G = C_D = 1 fF/ μm , and that the wires have the following characteristics: C_{pp} = 100aF/ μm^2 , C_{fr} = 50aF/ μm /edge, and R_{sq,w} = 0.1 Ω / \Box .

a) (6 pts) What is the total capacitance loading each bitline in this memory?

Drain cup /cell: $WC_{D} = 0.25 \mu m \cdot 1FF/\mu m = 0.25 FF$ Wire cup /cell: $WLCpp + 2L(Fr = 0.2\mu m \cdot 1.5\mu m \cdot 0.1FF/\mu m^{2} + 2 \cdot 1.5\mu m \cdot 0.05 FF/\mu m$ = 0.18FFTotal cup: $25b \cdot (Cdrain + Curre) = 25b \cdot (0.25FF + 0.18FP)$ = 110.08FF

b) (7 pts) If we were reading to or writing from the SRAM array, what is the worstcase RC delay due to the bitline wire? You can assume that the input is a ramp (i.e., $t_p = \tau_{Elmore}$).

Already calculated wire cup itself - just week to notice
that drain junction cup from transistors will slow the
wire down too. So:
Rwire = Rsy, w.
$$\frac{L}{Wure} = 0.1 \Omega / \Box \cdot \frac{256 \cdot 1.5 \mu m}{0.2 \mu m} = 192 \Omega$$

 $\frac{1}{P_{p,mire}} = \frac{Rw.re \cdot Cwire}{2} \approx 10.57 ps$
To model:
Rwire = Rwire (unite = 10.57 ps)
Rwire = 10.57 ps

c) (5 pts) If the V_{DD} of the SRAM was raised to 1.3V, would the RC delay of the bitline wire increase, decrease, or stay the same? You don't need to do any calculations, but you do need to explain your answer.

The RC delay would actually decrease because the effective cupacitance from the druin junctions would decrease. Remember, Co is a livenrization of the actual Nun-linear junction rup; if Voo is increased, the drain junctions become more reverse binsed.



PROBLEM 2. (30 pts) Activity Factors and Sensitivity Analysis.

This problem will deal with the circuit shown below; throughout this problem you can assume that $C_D = 0$.



a) (6 pts) Assuming that all of the inputs A, B, C, and D have equal probability of being a 1 or a 0, what are the activity factors (i.e., $\alpha_{0 \rightarrow 1}$) at each of the nodes of the circuit (i.e., n0 - n3)?

$$n0: P(n0=0)=P(A=1) \cdot P(B=1) = \frac{1}{4}$$

$$\alpha_{o\to 1}(n0) = \frac{1}{4} \cdot (1-\frac{1}{4}) = \frac{3}{16}$$

n1: inverter dues it modify activity

$$i \Rightarrow \alpha_{u\to 1}(n1) = \frac{3}{16} \qquad N_{o}te: P(n1) = P(n0=0) = \frac{1}{4}$$

n2: $P(n2=0) = P(n1=1) \cdot P(c=1) = \frac{1}{4} \cdot \frac{1}{2} = \frac{1}{8}$

$$\alpha_{0\to 1}(n2) = \frac{1}{8} \cdot (1-\frac{1}{8}) = \frac{7}{64}$$

n3: Sume as n2

| Node | $\alpha_{0 \rightarrow 1}$ |
|------|----------------------------|
| n0 | 3/16 |
| nl | 3/16 |
| n2 | 7/64 |
| n3 | 7/64 |



b) (6 pts) Assuming the circuit operates with a supply voltage V_{DD} and a clock frequency *f*, what is the total dynamic power consumed by this circuit as a function of C_{in} , C_1 , C_2 , and C_{load} (as labeled above)? Note that you should include the power dissipated by driving the A, B, C, and D inputs. If you aren't sure about your answers for part a), please assume that all of the activity factors are 1/8 (which is not the correct answer to part a).

$$P_{A}: d_{0\rightarrow 1}(A) \cdot C_{in} \vee d_{d} f = \frac{1}{4} C_{in} \vee d_{d} f$$

$$P_{B}: \quad Sume \quad a_{5} \quad A \rightarrow \frac{1}{4} C_{in} \vee d_{d} f$$

$$P_{n0}: \quad \alpha_{0\rightarrow 1}(n0) \cdot C_{1} \vee d_{d} f = \frac{3}{16} C_{1} \vee d_{d} f$$

$$P_{n1}: \quad \alpha_{0\rightarrow 1}(n1) \cdot 2 \cdot C_{2} \cdot \vee d_{d} f = \frac{3}{8} C_{2} \vee d_{d} f$$

$$P_{c}: \quad \alpha_{0\rightarrow 1}(c) \cdot C_{2} \cdot \vee d_{d} f = \frac{1}{4} C_{2} \vee d_{d} f$$

$$P_{0}: \quad Sume \quad a_{5} \quad (-) \quad \frac{1}{4} C_{2} \vee d_{d} f$$

$$P_{n2}: \quad \alpha_{0\rightarrow 1}(n2) \cdot C_{10} \cdot \vee d_{d} f = \frac{7}{64} C_{10} \cdot \vee d_{d} f$$

$$P_{n3}: \quad Sume \quad a_{5} \quad n2 \rightarrow \frac{7}{64} C_{10} \cdot \vee d_{d} f$$

$$P_{n3}: \quad Sume \quad a_{5} \quad n2 \rightarrow \frac{7}{64} C_{10} \cdot \vee d_{d} f$$



c) (4 pts) Assuming that A is the critical input (i.e., the last one to transition) and that the transistors are quadratic long-channel, what is the delay of the decoder (in units of t_{inv}) as a function of C_{in} , C_1 , C_2 , and C_{load} ?

Lowy-channel devices
$$\rightarrow LE_{NAND2} = \frac{4}{3}$$

 $t_p = -linv \left[\frac{4}{3} \frac{\zeta_1}{c_{1N}} + \frac{2\zeta_2}{\zeta_1} + \frac{4}{3} \frac{\zeta_{1Nud}}{\zeta_2} + 2\delta + \delta + 2\delta \right]$
 $\delta = 0$ since $\zeta_{DZ} = 0$, so:
 $t_p = -linv \left[\frac{4}{3} \frac{\zeta_1}{c_{1N}} + \frac{2\zeta_2}{\zeta_1} + \frac{4}{3} \frac{\zeta_{1Nud}}{\zeta_2} \right]$



d) (8 pts) With the specific sizes shown above, what are the sensitivities S_{C1} and S_{C2} , where $S_x = (\partial Power/\partial x)/(\partial Delay/\partial x)$?

$$P_{4,z+z} = \begin{bmatrix} \frac{1}{2} & C_{1,y+1} & \frac{3}{16} & C_{1,z+1} & \frac{7}{8} & C_{2,z+1} & \frac{7}{32} & C_{10,0,d} \end{bmatrix} \quad \sqrt{d_{10}} \frac{1}{6}$$

$$+p = \begin{bmatrix} \frac{4}{3} & \frac{C_{1,z}}{C_{1,z}} + \frac{2C_{2,z}}{C_{1,z}} + \frac{4}{3} & \frac{C_{10,0,d}}{C_{2,z}} \end{bmatrix} + invv$$

$$C_{1}: \quad \frac{DP}{\partial C_{1}} = \frac{3/16}{\sqrt{2}} \quad \sqrt{d_{10}} \frac{1}{6}$$

$$\frac{D+p}{\partial C_{1}} = \begin{bmatrix} \frac{4}{3} & \frac{1}{C_{1,y}} - \frac{2C_{2,z}}{C_{1,z}} \end{bmatrix} + invv$$

$$C_{2}: \quad \frac{DP}{\partial C_{2,z}} = \frac{7}{8} \quad \sqrt{d_{10}} \frac{1}{6}$$

$$\frac{D+p}{\partial C_{2,z}} = \begin{bmatrix} \frac{2}{3} - \frac{4}{3} & \frac{C_{10,0,d}}{C_{2,z}} \end{bmatrix} + invv$$

$$C_{2}: \quad \frac{DP}{\partial C_{2,z}} = \frac{7}{8} \quad \sqrt{d_{10}} \frac{1}{6}$$

$$\frac{C_{2}: -\frac{7}{3} \cdot \frac{16}{36}}{C_{2,z}} + \frac{4}{3} \cdot \frac{C_{10,0,d}}{C_{2,z}} \end{bmatrix} + invv$$

e) (6 pts) If you could change only one of the gate sizes (i.e., either C_1 or C_2), which one would you change, and in what direction? Be sure to explain your answer.

Notice that sensitivity of C2 is not only larger in muy withday, its sign is positive. This mannes that if we decrease (2, we get both lower power and lower delay. So, we should definitely decreuse Cz.

PROBLEM 3. Scaling and Leakage (20 points)

For this problem you can ignore shoot-through current and assume that $C_G = C_D = 2fF/\mu m$, and that the leakage current of the transistors is equal to $\frac{W}{L}I_0e^{\left(\frac{-V_T}{1.5\times25mV}\right)}$, where $I_{0,NMOS} = 4\mu A$ and $I_{0,PMOS} = 2\mu A$ are both independent of technology scaling.

a) (6 pts) What is the power dissipation of an inverter implemented in a 100nm technology with $V_{DD} = 1.2V$, $W_n = 10\mu m$, and $W_p = 20\mu m$ driving a capacitive load of 120fF? On average, the input to this inverter changes its state once every 25 cycles of a 2GHz clock.

Leakage for NMOS & PMOS equal:
Pleak =
$$\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{0.1\mu m} \cdot 4\mu A \cdot e^{(-200\pi V/1.5.25\pi V)} \cdot 1.2V$

Pleak = $\frac{10\mu m}{50} \left[30\mu m \cdot (C_{0.1}+C_{0.1}+120FF) (1.2V)^{2} \cdot 2.6Hz - 13.824\mu W$

Plotal = Pleak + Plan P

b) (6 pts) If the same inverter is now scaled to a 50nm technology with full scaling (i.e., V_{DD} and V_T scaled along with the dimensions), what is the power consumption of the inverter in the new technology? You can assume that the capacitive load scales with the technology, but that the clock frequency is fixed.

$$S = \frac{100 \, \mu m}{50 \, m} = 2 \qquad W_{N} = \frac{1}{2} W_{P} = \frac{10 \, \mu m}{5} = 5 \, \mu m \qquad C_{100d} = 60 \, \text{FF}$$

$$V_{00} = \frac{1.2V}{5} = 0.6V \qquad V_{T} = \frac{200 \, mV}{5} = 100 \, mV$$

$$P_{dyn} = \frac{1}{50} \left[15 \, \mu m \cdot ((v+(o) + 60 \, \text{FF}) \cdot (0.6V)^{2} \cdot 26 \, \text{Hz} = 1.728 \, \mu W \right]$$

$$P_{leuk} = \frac{5 \, \mu m}{0.05 \, \mu m} \cdot 4 \, \mu A \cdot e^{(-100 \, mV/1.5 \cdot 25 \, mV)} \cdot 0.6V = 16.68 \, \mu W$$

$$P_{t-1-1} \approx 18.4 \, \mu W$$

c) (8 pts) Still keeping the clock frequency fixed in the 50nm technology, what is the power consumption of the inverter under fixed voltage scaling? Why is this power actually lower than the power of the inverter with full scaling?

$$V_{00} = 1.2V$$

$$V_{T} = 200 \text{ mV}$$

$$P_{dyw} = \frac{1}{50} \cdot 120 \text{ FF} \cdot (1.2V)^{2} \cdot 26 \text{ Hz} = 6.912 \text{ mW}$$

$$P_{leak} = \frac{5 \text{ mm}}{.05 \text{ mm}} \cdot 4 \text{ mA} \cdot e^{(-200 \text{ mV}/1.5 \cdot 25 \text{ mV})} \cdot 1.2V = 2.317 \text{ mW}$$

$$P_{dyw} = 9.23 \text{ mW}$$

$$P_{dyw} = 9.23 \text{ mW}$$