

University of California
College of Engineering
Department of Electrical Engineering and Computer Sciences
E. Alon

Thursday, December 20, 2007.
12:30-3:30pm

## EECS 141: FALL 2007——FINAL EXAM

For all problems, you can assume the following transistor parameters (unless otherwise mentioned):
NMOS:
$V_{T n}=0.4, k_{n}^{\prime}=115 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{V S A T}=0.6 \mathrm{~V}, \lambda=0, \gamma=0.4 \mathrm{~V}^{1 / 2}, 2 \Phi_{F}=-0.6 \mathrm{~V}$
PMOS:
$V_{T p}=-0.4 \mathrm{~V}, k_{p}^{\prime}=-30 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{V S A T}=-1 \mathrm{~V}, \lambda=0, \gamma=-0.4 \mathrm{~V}^{1 / 2}, 2 \Phi_{F}=0.6 \mathrm{~V}$

| NAME | Last | First |
| :--- | :--- | :--- |


| GRAD/UNDERGRAD |  |
| :--- | :--- |

Problem 1: $\qquad$ 16
Problem 2: $\qquad$ / 21
Problem 3: $\qquad$ / 22
Problem 4: $\qquad$ / 16
Problem 5: $\qquad$ / 14

Total: $\qquad$ / 89

## PROBLEM 1: SRAM Design (16 pts)

In this problem, we will be looking at a $256 \times 256$ SRAM, where each 6 T cell is $4 \mu \mathrm{~m}$ wide and $3 \mu \mathrm{~m}$ tall. All of the devices in the SRAM cell are minimum length ( $\mathrm{L}=$ $0.25 \mu \mathrm{~m}$ ), and you can assume that both the NMOS access transistors and the NMOS pulldown transistors are $0.5 \mu \mathrm{~m}$ wide. You can also assume that when $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, the transistors have $\mathrm{C}_{\mathrm{G}}=2 \mathrm{fF} / \mu \mathrm{m}, \mathrm{C}_{\mathrm{D}}=1 \mathrm{fF} / \mu \mathrm{m}$, and $\mathrm{R}_{\mathrm{sqn}}=\mathrm{R}_{\mathrm{sqp}} / 2=15 \mathrm{k} \Omega / \square$.
a) ( $2 \mathbf{p t s}$ ) For $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, what is the total capacitance loading each bitline in this memory? You can assume that the bitline wire has a capacitance/length of $0.15 \mathrm{fF} / \mu \mathrm{m}$.
b) ( 3 pts ) If the supply voltage of the SRAM was reduced to 1.5 V , would the effective capacitance on the bitlines increase, decrease, or stay the same? Why?
c) (4 pts) Given your answer to part a) (i.e., $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ ), and assuming that the delay of the final stage in the decoder is 100 ps , what is the delay (in ns and including the slope effect) from the wordline rising to the bitline falling?
d) (4 pts) If the memory operates at 100 MHz , how much dynamic power is dissipated due to switching the 256 bitlines? You can assume that the bitlines swing all the way from 0 V to $\mathrm{V}_{\mathrm{DD}}$.
e) (3 pts) Now we'll look at whether we can save some power by adding sense amps to this design. If the sense amps would dissipate $10 \%$ of the power you calculated in part d ), but the bitlines now swing only between 2 V and $\mathrm{V}_{\mathrm{DD}}(=2.5 \mathrm{~V})$, will adding sense amps reduce the power of the SRAM? If so, by how much?

## PROBLEM 2: Logical Effort and Transistor Models (21 pts)

a) ( $\mathbf{3} \mathbf{p t s )}$ Using the unified transistor model, what is the ratio of drain currents for the two $0.25 \mu \mathrm{~m}$ long transistors shown below? I.e., what is $\mathrm{I}_{\mathrm{DS}}(\mathrm{M} 1) / \mathrm{I}_{\mathrm{DS}}(\mathrm{M} 2)$ ?

b) (4 pts) Shown below is a dynamic (unfooted) inverter where the input to the inverter swings only between 0 V and 1.5 V , while the power supply for the dynamic inverter is 2.5 V . During evaluation, what is the logical effort of this dynamic inverter relative to a standard inverter with $\mathrm{W}_{\mathrm{p}}=2 \mathrm{~W}_{\mathrm{n}}$ and $\mathrm{VDD}=2.5 \mathrm{~V}$ ? (Hint: your answer to part a) is directly related to this problem.)

c) ( $6 \mathbf{p t s}$ ) Now we'll look at the static inverter (shown below) that would drive the dynamic inverter we just looked at. Once again comparing to a standard inverter with a supply voltage of 2.5 V , what is the logical effort of this inverter for the rising transition at the output? (Hint: What is the effective resistance of the PMOS transistor?)

d) (8 pts) Let's now look at building chains of logic using such "alternating supply" domino gates (as shown below). Assuming your answer to part b) was $\mathrm{LE}_{\mathrm{dinv}}=$ 0.75 and to part c ) was $L E_{\text {inv }}=1.5$, what is the $\mathrm{EF} /$ stage you should target to minimize the delay of a chain of these gates?


## PROBLEM 3: Sequential Elements (22 points)

In this problem we will be examining the latch shown below, which has been implemented out of a tri-state inverter. Throughout this problem, you can assume that $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{C}_{\mathrm{G}}=2 \mathrm{fF} / \mu \mathrm{m}, \mathrm{C}_{\mathrm{D}}=2 \mathrm{fF} / \mu \mathrm{m}$, and $\mathrm{R}_{\mathrm{sqn}}=\mathrm{R}_{\mathrm{sqp}} / 2=15 \mathrm{k}^{\prime} \Omega / \square$.

a) (2 pts) Assuming the latch is ideal (i.e., has no delay, zero setup/hold time, etc.), fill in the waveform for $\overline{\mathrm{Q}}$ given the clock and data inputs shown below.

$\overline{\mathbf{Q}}$
b) ( 6 pts ) For $\mathrm{C}_{\mathrm{L}}=50 \mathrm{fF}$ and assuming $\overline{\mathrm{Q}}$ is initially charged to $\mathrm{V}_{\mathrm{DD}}$ and y is initially 0 V , what is the $\mathrm{t}_{\mathrm{clk}-\mathrm{q}}$ of this latch when $\mathrm{D}=1$ ? You should assume that clk is a ramp.
c) (4 pts) One of your fellow designers comes to you one day and says that when she used this latch in her circuit with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{fF}$, the latch failed to function correctly. More specifically, if $D$ transitioned, the inverter receiving the output of the latch would transition even when clk was low. However, you have verified that the latch functions correctly when $\mathrm{C}_{\mathrm{L}}=50 \mathrm{fF}$. What is the cause of the error when the latch has a small $\mathrm{C}_{\mathrm{L}}$ ? (Hint: Think about the second transition of D.)
d) (6 pts) What is the minimum load capacitance required for the latch to function correctly? You can assume that the inverter receiving the output of the latch has an ideal VTC with a switch point $\mathrm{V}_{\mathrm{sw}}=\mathrm{V}_{\mathrm{DD}} / 2$, and that none of the transistors' source/drain regions have been shared.
e) (4 pts) Other than artificially increasing $C_{L}$, how can you modify the latch to fix the problem you identified in part c)? You should explain your fix and draw a new transistor-level schematic of the latch (no sizing necessary). (Note that there is more than one possible fix - you will receive bonus credit for up to two additional fixes you identify and draw.)

## PROBLEM 4: Timing (16 points)

In this problem we will be examining the pipeline shown below. The minimum and maximum delays through the logic are annotated on the figure, and the flip-flops have the following properties: $\mathrm{t}_{\mathrm{clk}-\mathrm{q}}=150 \mathrm{ps}$, $\mathrm{t}_{\text {setup }}=50 \mathrm{ps}$, and $\mathrm{t}_{\text {hold }}=100 \mathrm{ps}$. You can assume that the clock has no jitter, but $\mathrm{t}_{\text {skew } 1}$ and $\mathrm{t}_{\text {skew } 2}$ can be either positive or negative.

a) (4 pts) What is the minimum clock cycle time if $\mathrm{t}_{\text {skew } 1}=-100 \mathrm{ps}$ and $\mathrm{t}_{\text {skew } 2}=50 \mathrm{ps}$ ?

b) ( $4 \mathbf{p t s}$ ) Assuming $\mathrm{t}_{\text {skew } 2}$ is fixed at 50 ps , how negative can $\mathrm{t}_{\text {skew } 1}$ be before this pipeline (repeated above for your convenience) fails a hold-time constraint?

c) ( $8 \mathbf{p t s}$ ) If you could intentionally set the values of $\mathrm{t}_{\text {skew } 1}$ and $\mathrm{t}_{\text {skew } 2}$, what values would you choose in order to minimize the cycle time of this pipeline (again repeated above)? What would be the cycle time in this case?

## PROBLEM 5: Arithmetic Blocks (14 points)

a) ( $\mathbf{3} \mathbf{~ p t s}$ ) Shown below is a static CMOS implementation of a gate that computes the carry-out at a particular bit position. If the " $P$ " signal that was fed into this gate was calculated using $A+B$ (instead of $A \oplus B$ ), would the output of this gate still be correct? Why or why not?

b) ( $\mathbf{5} \mathbf{p t s}$ ) Now let's look at a the gate shown below that computes the carry-out for two bit positions, but this time implemented with a Manchester carry chain. Is this gate guaranteed to function correctly if the P signals that are fed to this gate are calculated as $\mathrm{A}+\mathrm{B}$ ? Why or why not?

c) ( $6 \mathbf{p t s}$ ) One of the designers at your company (who didn't take EE141) comes to you one day and says that he never understood the logic for multipliers, and proposes to build a multiplier out of a ROM instead of out of full-add and halfadd cells. How large of a ROM would you need to implement a 5 -bit by 3-bit multiplier? (You can quote your answer in terms of the number of rows and number of columns this ROM would need to contain.) Do you think this a good idea? Why or why not?

