

**EE 140, Spring '94
Final**

BJT Parameters:

$$I_s = 10E-14$$

$$C_{\pi} = 1E-12$$

$$C_{\mu} = 1E-13$$

$$C_{cs}(nnp) = 1E-12$$

$$C_{cs}(pnp) = 0$$

$$V_a(nnp) = V_a(pnp) = 50$$

$$\beta_a(nnp) = \beta_a(pnp) = 100$$

$$V_{ce}(sat) = .2$$

MOS Parameters:

$$V_{tn} = 1$$

$$V_{tp} = -1$$

$$k_n = k_p = 50E-6$$

$$\lambda_a(n) = \lambda_a(p) = .05$$

$$\gamma_a(n) = \gamma_a(p) = .3E$$

$$C_{\pi} = 1E-12$$

$$C_{sb} = 1E-12$$

$$C_{db} = 1e-12$$

$$2\phi_f = .6V$$

Problem #1

What is the DC Voltage at V_{out} ?

Problem #2

What is the Value of R so that $V_{out} = 1V$?

Problem #3a

What is the value of V_{out}/V_{in} ?

Problem #3b

What is R_{out} ?

Problem #4

What is V_{out}/V_{in} ?

Problem #5a

What is V_{out}/V_{in} ?

Problem #5b

what is the lowest frequency pole? ω_{p1} :

Problem #6

What is the value of R for an output current of .1mA?

Problem #7

If V_{in} is set so that $V_{out}=0V$, what is the power dissipation of this circuit?

Problem #8

If the above bode plots are for the op amp in the following circuit, what is the value of R that will give a phase margin of 90 degrees?

Problem #9a

What kind of local feedback is being used in this circuit?

Problem #9b

What is the loop gain, T, of this circuit?

Problem #10a

What is the loop gain of this circuit?

Problem #10a

What is V_{out}/V_{in} ?

Problem #11a

For parts a, b, and c, assume the input is set so the output is at -5V.
If $C_{c2}=20\text{pf}$ and $C_{c2}=0\text{pf}$ what is the slewrate of this circuit

Problem #11b

At what frequency is the dominant pole if $C_{c1}=20\text{pf}$, and $C_{cB}=0\text{pf}$?

Problem #11c

for $C_{c1}=0\text{pf}$, what is the value of C_{c2} for 45 degrees of phase margin if the poles and zeros of this circuit not associated with C_{c2} are at: f_{p1} : 1MHz f_{p2} : 1MHz f_{p3} : 10MHz f_{p4} : 100MHz

f_{z1} : 1.0 MHz f_{z2} : 50MHz

Assume that these poles do not move as the pole associated with C_{c2} is move. Also assume that the open loop gain, $A_o=1E5$ (ie, do not calculate the gain)

Problem #12

What is the input offset voltage, V_{ds} , that sets $V_{out} = 0V$.

EECS 140, Final, Spring '94

**Posted by HKN (Electrical Engineering and Computer Science Honor Society)
University of California at Berkeley
If you have any questions about these online exams
please contact examfile@hkn.eecs.berkeley.edu.**