1. [6] You purchased a power NMOSFET and want to verify the DC parameters on the datasheet: $V_t$, $\mu_nC_{ox}(W/L)$, and $\lambda$. Using two voltage sources and a current meter explain exactly what circuit setup you would use, what measurements you would take, and what calculations you would do. Assume that the device is quadratic.

- **Sweep** $V_{gs}$, **measure** $I_D$.
- **Plot** $I_D$ vs. $V_{gs}$.
- **Slope is** $\frac{\mu_nC_{ox}W_{ds}}{L}$.
- **Intercept is** $V_t$.

2. [4] Later you bias a similar device with both the gate at 5V and the drain at 120V and the source grounded, and measure a drain current of 1A. Increasing the gate voltage to 6V increases the current to 2A. With the gate still at 6V, you have to decrease the drain voltage to 20V in order to get the current to drop back to 1A. Near these bias points,

a. What is the transconductance $g_m$?

$$g_m = \frac{1A}{1V} = 1S$$

b. What is the output resistance $r_o$?

$$r_o = \frac{100V}{1A} = 100\Omega$$

c. What is the channel length modulation parameter $\lambda$?

$$\lambda = \frac{1}{r_oI_o} = \frac{1}{100\Omega}$$

d. What is the intrinsic gain?

$$100$$
3. [12] At $t=0$, the input voltage $V_i$ below transitions from 0 to 2V. The capacitor starts with an initial voltage of 5V. $\mu_nC_{ox}=200\mu A/V^2$, $V_f=1V$, $W/L=10$. Assume $\lambda=0$.

a. [1] What is the initial current in the MOSFET immediately after $t=0$?
$$I_D = \frac{200\mu A}{V} \frac{10}{(1V)^2} = 10 \mu A$$

b. [1] What is the initial rate of change of the capacitor voltage?
$$\frac{dV}{dt} = \frac{1}{C} = \frac{-9 V}{5}$$

c. [1] How long does it take the capacitor voltage to decrease to 1V?
$$4 \text{ ns}$$

d. [1] What is $R_{on}$ for the MOSFET in the triode region?
$$\frac{1}{\frac{1}{R_{on}} \frac{V}{V_f}} = 500 \Omega$$

e. [2] How long does it take the charge on the capacitor to decrease from 0.1V to 0.1mV?
$$C = RC = 0.5 \text{ ns} \quad 0.01 \% \Rightarrow \tau = 3.5 \text{ ns}$$

f. [2] If $C_{gd}$ of the MOSFET is 0.1 pF, and at $t=t_f$ that is long compared to the times above the input voltage slowly transitions back to 0, what is the charge injected and the final voltage on the capacitor?
$$C_{gd}V_f = (0.1\text{pF})(1V) = 0.1 \text{pC}$$
$$\Delta V = 0.1 \text{pC} / 1\text{pF} = 0.1 \text{V}$$

g. [4] Carefully sketch the output voltage versus time, labeling each axis.

![Diagram of a MOSFET circuit with labeled time and voltage values.](image)
4. [10] In the circuit below, assume that \(V_{CM} = 0\), and the op-amp is running from a single-sided 2V supply. Assume that \(\Phi_1\) and \(\Phi_2\) are non-overlapping clocks.
   a. [1] during \(\Phi_1\), which switches should be closed to ensure that there is no charge on the capacitors, and the op-amp is working normally in unity gain feedback?
   
   S2, 4, 6
   S1 - S6

   b. [2] in \(\Phi_2\), what is the feedback factor if switches S1, S4, and S6 are closed (and 2, 3, and 5 remain open)? What is the gain?
   
   \[ f = \frac{1}{6} \quad A = 6 \]

   c. [1] If a settling accuracy of 0.1% is required with this switch setting, what is the minimum DC gain necessary for the op-amp?
   
   \[ \frac{1}{A_F} = 10^{-3} \quad A = 6,000 \]

   d. [2] With this settling accuracy requirement, and \(\Phi_2\) phase duration of 1\(\mu\)s, what is the minimum open-loop unity gain bandwidth of the op-amp?
   
   \[ T = 1\mu s \quad T = 140 ns \quad \omega_p = \frac{L}{C} = 7 \text{Mrad/s} \]
   
   \[ \omega_w = \frac{1}{T} = 42 \text{Mrad/s} \]

   e. [2] List all possible gains, if different switch settings are used.
   
   \[ f = \frac{1}{6}, \quad \frac{2}{6}, \quad \frac{3}{6}, \quad \frac{4}{6}, \quad \frac{5}{6}, \quad 1 \]
   
   \[ A_{cl} = 6, 3, 2, 1, 5, 1, 2, 1 \]

   f. [2] What op-amp topologies would work for this circuit? (list all viable combinations of simple single stage, two stage, FC, FC two stage, and NMOS or PMOS input)
   
   PMOS input FC 2 stage

   (Ragab, Kozak, Sun, IEEE TCAS 2013)
5. [11] For the amplifier in the figure to the right
   a. [2] Draw the small signal model labeling the small signal
      variables $v_i$, $v_o$, $i_o$, $v_s$

   ![Small Signal Model](image)

   b. [1] Write an expression for $G_m$ as the ratio of two small signal parameters while a
      third is held equal to zero.

   \[
   G_m = \frac{i_m}{v_i} \bigg|_{v_o=0}
   \]

   c. [1] Given the conditions above for the calculation of $G_m$, write $v_s$ in terms of $i_o$

   \[
   v_s = i_o R_s
   \]

   d. [2] Given the conditions above for the calculation of $G_m$, write KCL @ $v_o$ and
      solve for $G_m$.

   \[
   i_o = g_m v_s + \frac{1}{r_o} (v_o - v_s) = g_m v_i + \left(g_m + \frac{1}{r_o}\right) (-v_s)
   \]

   \[
   i_o \left[1 + \left(g_m + \frac{1}{r_0}\right) R_s\right] = g_m v_i
   \]

   e. [3] Find the approximate value for $G_m$ for each of three different values of $R_s$:
      much less than $1/g_m$, equal to $1/g_m$, and much greater than $1/g_m$.

   \[
   G_m = \begin{cases} 
   g_m & R_s \ll \frac{1}{5m} \\
   g_m/2 & R_s = \frac{1}{5m} \\
   1/R_s & R_s \gg \frac{1}{5m}
   \end{cases}
   \]

   f. [1] Write the full expression for $R_o$, (you don’t need to derive it)

   \[
   R_o = R_o || \left(R_o (1 + 5m R_s) + R_i\right)
   \]

   g. [1] If $R_s$ is much greater than $1/g_m$, and $R_D=2R_s$, roughly what is the gain?
6. [13] You have designed a two-stage Miller-compensated op-amp with a phase margin of 45 degrees in unity gain feedback. The load capacitance is more than 10 times bigger than any other capacitor in the circuit. You have removed the RHP zero from the compensation capacitor.

a. [5] Carefully sketch a Bode plot of the open-loop gain. Assume that the DC gain is roughly 1000.

b. [2] If you increase the load capacitance by a factor of 10, what happens to the phase margin? Unity gain frequency?

\[ \text{Phase margin} = 0 \]

Unity gain decreases by \( \sqrt{10} \)

c. [2] If instead you increase the compensation capacitor by 10x, what happens to the phase margin and unity gain frequency?

\[ \text{Phase margin} = 90 \]

\( \omega_u \) decreases by 10

d. [2] If you increase both the load capacitance and the compensation capacitor by 10x, what happens to the phase margin and unity gain frequency?

Both stay the same

e. [2] If you have a single-stage folded cascode op-amp with a unity-gain phase margin of 45 degrees and you increase the load capacitance by 10x, what happens to the phase margin and unity gain frequency?

\[ \text{Phase margin} = 90 \]

\( \omega_u \) decreases by 10
7. [12] In your project, you are having some trouble with leakage on the **ADC V<sub>ref</sub>** switch. You decide that the best solution is to generate another regulated voltage, this one at 1.5V, to use for the gate and body of that PMOS switch.
   a. [4] Using your bandgap reference of 1.2V, sketch the complete regulator circuit. Start at a high level, with an op-amp symbol, some resistors, etc.
   b. [4] Show the schematic for your op-amp, including what overdrive voltages you would pick. You may assume that op-amp internal bias voltages are generated elsewhere.
   c. [2] Discuss the stability of the loop, and how you would guarantee it.
   d. [2] Also show the circuit that you would use to convert the original LD signal running off of 1.2V to the new LD<sub>1.5</sub> signal at 1.5V.

![Diagram of regulator circuit]

b) Use 2 stage NMOS input FC. 2nd stage would be V<sub>on</sub> = 100μV
   So would first stage.
   Need input compare near top rail, output swing near top rail (100mV)

b) Need to add a component capacitor, for Miller comp.
   Size C<sub>REG</sub> to set low ripple on inverter switching. Probably very small.
   So 2nd stage will have high f<sub>on/off</f> pole. Would need to compensate much.
   Minimum sized devices will be fine, gain fairly low.

![Diagram of LD circuit]
8. [12] Design an NMOS-input folded cascode op-amp with the following specs:
   a. 20uA tail current
   b. able to source or sink 20uA to/from the load when slewing
   c. output swing to within 200mV of the rails
   d. minimum channel length

   Process specs $\mu_n C_{ox}=200\mu A/V^2$, $\mu_p C_{ox}=100\mu A/V^2$, $\lambda=L_{min}/(1V*{L_{1}})$, $-V_{tp}=V_{tn}=0.5V$, $V_{DD}=2V$, $L_{min}=0.1\mu m$, $C_{ox}=5\text{fF}/\mu m^2$, $C'_{dl}=0.5\text{fF}/\mu m$. You may use 1 resistor in your design.

   Draw the schematic including bias circuits, label the device size of each transistor or transistor pair and the bias current flowing in each leg. **Calculate the gain, the input capacitance, and the bandwidth when driving a 100fF capacitance.**
9. [12] In the following 2 bit ADC circuit, LD and CMP are non-overlapping clocks. Assume that the RC time constants are fast compared to the time scale below.

a. [10] Assuming \( V_{in} = 0.2 \text{V} \), **carefully sketch** the waveforms on \( V_X \) and LOW on the graph provided below. \( V_{ref} = 1 \text{V} \). \( b_1 \) and \( b_0 \) are either 0 or 1V.

b. [1] What binary value should the SAR report when \( V_{in} = 0.2 \)?)

C. [1] If the comparator is implemented as an op-amp running from a supply voltage of \( V_{ref} \), what topologies can be used?

\[ \text{NMOS} \text{, pFET} \text{, } \]