


1. CMOS Transconductance Amplifier [35 pt]



(a) [3 pts] Find the numerical value of R

REF.

(b) [3 pts] Redraw the circuit with all current sources replaced by symbols.

(c) [3 pts] Find the numerical values of the DC currents and voltages listed in the table below.


Note that V

BIAS is selected such that  $V_{OUT} = 0V$ .

M <sub>1</sub>	I D <sub>1</sub>	V
M 2	I D <sub>2</sub>	
M 3	I D <sub>3</sub>	

(d) [4 pts] This three-stage amplifier can be modeled as the cascade below. Find the numerical value of R

OUT, 2. Answers within  $\pm 5\%$  of the correct answer will receive full credit.



(e) [4 pts] Find the numerical value of the output resistance  $R_{OUT}$ .

Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(f) [5 pts] Find the numerical value of the overall transconductance of the amplifier,  $i_{OUT}/v_{S,IN}$ .

including the effects of  $R_S$  and  $R_L$  the values of which are both  $50\text{ k}\Omega$ .

Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(g) [5 pts] Find the maximum value of the output current  $i$

$i_{OUT, \max}$  for which all transistors

remain in their constant-current regions. (Note that "maximum" means "most positive" in this case.)

(h) [4 pts] Find the minimum value of the output current  $i$

$i_{OUT, \min}$  for which all transistors

remain in their constant-current regions. (Note that "minimum" means "most

negative" in this case.)

i. [4 pts] On the graph below, sketch  $i$

OUT versus  $v_S$ . Your plot should include the limits to

$i$


OUT that you found in parts (g) and (h). If you couldn't solve these parts, you can

assume that  $i_{OUT, \max} = 70 \mu\text{A}$  and  $i_{OUT, \min} = -100 \mu\text{A}$

---

## 2. Frequency Response of CMOS Transconductance Amplifier





Note that a wiring capacitance  $C$

$w = 50$  fF and a load capacitance  $C_L = 500$  fF have

Been added to the schematic.

- a. [5 pts] Find the open-circuit time constant for the capacitance between node "IN" and ground. Use the Miller theorem to transform any capacitance connected from "IN" to another node into an equivalent capacitance to ground. Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(b) [5 pts] Find the open-circuit time constant for the capacitance between node "A" and ground. Use the Miller theorem to transform any capacitance connected from "A" to another node into an equivalent capacitance to ground. Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(c) [5 pts] Find the open-circuit time constant for the capacitance between node "B" and ground. Use the Miller theorem to transform any capacitance connected from "B" to another node into an equivalent capacitance to ground. Answers within  $\pm 5\%$  of the correct answer will receive full credit.

d. [5 pts.] Find the open-circuit time constant for the capacitance between node "OUT" and ground. Use the Miller theorem to transform any capacitance connected from "OUT" to another node into an equivalent capacitance to ground. Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(e) [4 pts] What is the 3 dB frequency  $f$

of this amplifier in MHz, according to the open-circuit

time constant approximation? Answers within  $\pm 5\%$  of the correct answer will receive full credit. Note that you need not have done (a), (b), (c), and (d) in order to answer this part

with adequate precision.





(b) [3 pts] Find the widths of NMOS transistors A, B, and C such that the high-to-low propagation delay  $t_{PHL}$  is the same as the slowest t

PHL. Given:  $W_{An} = W_{Bn} = W_{Cn}$  and all transistors have the same gate length  $L = 2\mu\text{m}$

c. [ 3 pts.] Find the widths of PMOS transistors A, B, and C such that the worst-case low-to-high propagation delay is equal to the high-to-low propagation delay:  $t_{PLH, wc} = t_{PHL}$ .

Given:  $W_{An} = W_{Bn} = W_{Cn}$  and all transistors have the same gate length  $L = 2\mu\text{m}$ .

d. [3 pts] Find the numerical value of C


DB for this gate in fF.

- [3 pts.] The aluminum line from the output to the next gate is  $500\ \mu\text{m}$  in the length and  $2.5\ \mu\text{m}$  wide. Given that the field oxide under the aluminum is  $500\ \text{nm}$  in thickness, find the numerical value of the wire capacitance  $C_W$ .



- [3 pts.] Find the max fanout of this logic gate, assuming that the output is connected to one input of each of the CMOS gates and that the transistors in these "load gates" have dimensions: PMOS:  $(W/L) = 20/2$  and NMOS:  $(W/L) = 10/2$ . The propagation delay must be less than 15 ns. If you couldn't get parts (d) and (e), you can assume that  $C_{DB} = 200$  fF and that  $C_{W} = 150$  fF

- [3 pt] Estimate the minimum supply voltage  $V_{DD}$  for which the noise margins of this logic gate will be greater than 500mV



pts]

4. MOSE Electrostatics [15

Given: Permittivities  $\epsilon(\text{silicon}) = 11.7 \epsilon_0$  (silicon,  $X_d = 75 \text{ nm}$ )

$\epsilon(\text{oxide}) = 3.9 \epsilon_0$  (silicon dioxide) thickness;  $t = 50 \text{ nm}$

$\epsilon(\text{silicon nitride}) = 7.5 \epsilon_0$  (silicon nitride) thickness;  $t = 50 \text{ nm}$

a. [ 4pts] Find the numerical value of the electric field  $E(x=0+)$ , which is just inside the silicon.

b. [3 pts] Find the numerical value of the electric field  $E(x=0^-)$ , which is just inside the silicon dioxide. If you couldn't solve (a), assume  $E(x=0^+) = 50 \text{ kV/cm}$ .

c. [4 pts] Find the numerical value of the potential drop across the oxide/nitride sandwich. You can make the same assumption as in (b) as a default.

(d) [ 4 pts] Find the numerical value of the capacitance  $C_{gb}$  for the MOS capacitor biased as shown in the figure.

**Posted by HKN (Electrical Engineering and Computer Science Honor Society)  
University of California at Berkeley  
If you have any questions about these online exams  
please contact [examfile@hkn.eecs.berkeley.edu](mailto:examfile@hkn.eecs.berkeley.edu).**