#### EECS105 MT2, Fall '99

### Microelectronic Devices and Circuits- EECS105

Second Midterm Exam

Wednesday, November 17, 1999

Costas J. Spanos

University of California at Berkeley

College of Engineering

Department of Electrical Engineering and Computer Science

Your Name:

Your Signature:

1. Print and sign your name on this page before you start.

2. You are allowed two 8.5"x11" handwritten sheets with formulas. No books or notes!

3. Do everything on this exam, and make your methods as clear as possible

Problem 1	/30
Problem 2	/35
Problem 3	/35
Total	/100

## Problem #1 of 3 Answer each question briefly and clearly. (30 points)

Explain briefly why BJT performance depends so much on the diffusivity of minority carriers (6pts)

How does the small signal output resistance of a BJT depend on its size (emitter-to-base junction area), when  $V_{BE}$  is held constant? (6pts)

Why is it desirable to have  $V_{Bs} = 0V$  in MOS Common Gate applications? (6pts)

What happens to the overall (loaded) |Av| when Ic increases in a CE amplifier? (Assume that  $R_L$  is initially equal to ro, Rs <<  $r_{pi}$  and  $r_{oc}$  = infinity) (6pts)

How many poles and how many zeros does this circuit have? What is its function, assuming that R1C1 << R2C2? (6pts)



### Problem #2 of 3 (35 points)

For each of the following questions, make sure that you show the expressions <u>before</u> you plug in the specific values. A correct expression is worth 70% of the credit, even if the numerical calculation is incorrect!

You are given the following nmos common drain amplifier.



a) Assume  $V_{BS} = 0V$ , and find  $V_{bias}$  so that  $I_{sup} = 500$ microAmps. (12pts)

b) Calculate the overall (loaded) voltage gain, with  $V_{BS} = 0V$ . (10pts)

c) You are now going to design the biasing circuit for this amplifier. Assuming that the size of  $M_4$  is the same as  $M_1$  (100/2), size the biasing transistors  $M_2$ ,  $M_3$ , and resistor R in order to get the proper supply current through the common drain amplifier transistor  $M_1$ . Note that the voltage at the drains of  $M_2$  and  $M_3$  is 0V. (13pts)

# Problem #3 of 3 (35 points)

For each of the following questions, make sure that you show the expressions <u>before</u> you plug in the specific values. A correct expression is worth 70% of the credit, even if the numerical calculation is incorrect!

You are given the following p-channel common-source amplifier.



a) Draw the small signal model of the amplifier. Make sure that you include the entire small signal model of the CS amplifier transistor M1, along with all the relevant capacitances, including ro2, Cdb2, and Cgd2 from the current sink transistor M2. (10pts)

b) Apply the Miller approximation (ignore all capacitances when calculating the Miller gain), and derive a <u>symbolic</u> expression for the complete transfer function (hint: this function has two poles and no zeros). (7 pts)

c) Calculate the dc gain and the values of the two poles, given that Cgs1=78fF, Cgd1=25fF, Cgd2=25fF, Cdb1=90fF, Cdb2=30fF. (8 pts)

d) Draw the Bode plot for amplitude and phase of the gain of this amplifier. (10 pts)