CS 61C Midterm #2 — July 30th, 1998

Your name _____

login cs61c-____

This exam is worth 30 points, or 15% of your total course grade. The exam contains six substantive questions, plus the following:

Question 0 (1 point): Fill out this front page correctly and put your name and login correctly at the top of each of the following pages.

This booklet contains seven numbered pages including the cover page, plus a copy of the back inside cover of Patterson & Henessey. Put all answers on these pages, please; don't hand in stray pieces of paper. This is a closed book exam, calucaltors are allowed.

When writing procedures, write straightforward code. Do not try to make your program slightly more efficient at the cost of making it impossible to read and understand.

When writing procedures, don't put in error checks. Assume that you will be given arguments of the correct type and specified format.


If you find one question especially difficult, leave it for later; start with the ones you find easier. We will use round to even as our rounding mode to round all fractional points to integer values.

READ AND SIGN THIS:

I certify that my answers to this exam are all my own work, and that I have not discussed the exam questions or answers with anyone prior to taking this exam.

If I am taking this exam late, I certify that I have not discussed the exam questions or answers with anyone who has knowlegde of the exam.

I also certify that I was not kidnapped by evil two headed alien Elvis clones for use in their diabolical experiments.



Your name _____

login cs61c-

Question 1, Deja Vu all over again (5 points):

 $1 \ {\rm point:} \ {\rm Using \ two's \ complement, \ saturating \ arithmetic, \ add \ the \ following \ 8 \ bit \ numbers \ together.}$

1 point: Which IEEE rounding mode would you like us to use for dealing with fractional points, in order to maximize your score: round to $+\infty$, round to $-\infty$, truncate, or round to even?

 $+\infty$, aka round up.

1 point: Why does this not work as a translation of li \$rd *imm*? *imm* is a 32 bit quantity, *high* is the upper 16 bits of *imm*, *low* is the lower 16 bits of *imm*:

lui \$rd high addiu \$rd \$rd low # Addiu sign extends the immediate

1 point: What is the value of this 32 bit, two's complement number?

11111111 1111111 11111111 11110011?

-13

1 point: What registers must be restored to their prexisting values when a function returns, according to the MIPS calling convention?

sp, so-7, fp, gp. Saying just <math display="inline">sp and the saved registers is sufficient. You can argue for a as well, so that was accepted.

Your name

login cs61c-

Question 2 (6 points):

Short questions on performance and I/O.

1 point: How many interrupts will be required to read 100 bytes of input, one byte at a time, using polling based I/O?

0. Polling does not USE interrupts

1 point: How many interrupts will be required to read 100 bytes of input, one byte at a time, using interrupt driven I/O?

100, one for each byte

1 point: How many interrupts will be required to read 100 bytes of input, using a DMA transfer?

1, when the transfer is complete, or possibly 2, one at at the start, one at the end.

1 point: Gill Bate's new operating system, Macro\$haft WinBlows 00 requires 10 minutes to start up. 40% of this time is used to detect and remove non Macro\$haft programs. If the Department of Justice forces the removal of this portion of the operating system, what is the best time the modified operating system (the version without the portion which detects non Macro\$haft programs) requires to boot?

It no longer boots without this critical code. Or it takes 6 minutes

1 point: Inhell computer corporation claims that their new Multipersonality Extension (MPX instructions) based CPUs perform some operations, those represented by MPX instructions, up to 10 times faster, but all non MPX instructions are unaffected. Older programs do not use MPX instructions. What is the maximum percentage improvement which a MPX processor offers when running old programs?

0% improvement. The old code does not use MPX instructions

1 point: A RISC machine has an average CPI of 1.5 and a clock rate of 500 MHz. How long will it take to execute a 100,000,000 instruction program?

.3 seconds, or 300 ms

Your name

login cs61c-

Question 3 (6 points):

Short questions on boolean logic, circuits, computer components, etc.

1 points: Which of the following boolean expressions are true?

A or 0 = 0, A or 0 = 1, A and $\tilde{A} = 0$, A and $\tilde{A} = 1$

A and $\tilde{A} = 0$ is correct.

2 points: Give the truth table for the following boolean function and draw a circuit which implements it.

O = AB or AC or BC

А	В	С	I	0	
0	0	0		0	
0	0	1		0	
0	1	0	L	1	
0	1	1	L	0	
1	0	0	L	0	
1	0	1	L	1	
1	1	0	L	1	
1	1	1	I.	1	

2 points: A state machine has 3 states, A, B, and C, and one input I. If the machine is in state A and I is true, it transitions to state B, otherwise it stays in state A. If the machine is in state B and I is true, it transitions to state C, otherwise it transitions to state A. If the machine is in state C it will always stay in state C. Draw the state transition diagram for this state machine

1 point: Which of the following tasks does the ALU perform: Store register value, perform arithmetic operations, perform comparisons, load data from memory?

Arithmetic operations and comparisons.

Your name

login cs61c-

Question 4 (6 points):

Consider this C program definition:

struct dispatchElement{
 char *name;
 int value;
 int (*fn)(int);
};
int opcode(int i);

```
int dispatch(struct dispatchElement *table, int operation){
  return ((table[opcode(operation)].fn)(operation));
```

}

Translate the function dispatch into MIPS assembly, using the register calling convention. Hint:, draw the layout for a struct dispatchElement on the back side to make sure you fetch the correct fields of the structure.

dispatch:	
addi \$sp \$sp 12 #	prolog
sw \$ra 0(\$sp)	
sw \$s0 4(\$sp)	
sw \$s1 8(\$sp)	
move \$s0 \$a0 #	save table
move \$s1 \$a1 🛛 🖊	and operation
move \$a0 \$a1 #	Call
jal operation 🛛 🛱	operation
li \$t0 12 #	Each dispatchElement takes 12
mul \$t0 \$t0 \$v0 #	words, so multiply by 12
add \$t0 \$t0 \$s0 #	Add offset to table
lw \$t0 8(\$t0) #	fn is the 3rd field
move \$a0 \$s1 #	Get op
jalr \$t0 #	call fn
lw \$ra 0(\$sp) #	and return
lw \$s0 4(\$sp)	
lw \$s1 8(\$sp)	
addi \$sp \$sp 12	
jr \$ra	
-	

Your name

login cs61c-

Question 5 (6 points):

Ben Bitdiddle has written the following faulty interrupt handler. The device in question can have interrupts enabled by writing a 1 to the address 0xffff0010, and disabled by writing a 0 to that address. When this device generates an interrupt, the value 0xf00d is placed in the cause register (coprocessor0 register \$13). No other interrupt will generate this value for the cause register. He wants to allow other interrupts to proceed while his interrupt handler is processing this interrupt, but does not want to receive interrupts enable register, so he doesn't have to worry about someone else reenabling the device's interrupt. Unfortunately there are 3 bugs in his code. Identify each bug, correct it in the code, and explain why each bug is a problem. Code written out as ... is correct. He is allowed to use the stack for storage. His bugs do not invlove his enabling and disabling of interrupts or the manipulation of registers to enable or diable interrupts, but involve not correctly saving a register, enabling or disabling interrupts at the wrong time or in the wrong order, and using registers at inappropriate times. All comments correctly describe the behavior of the commented code.

.ktext 0x80000080 # Forces interrupt routine below to # be located at the right spot				
intrp:	# <i>b</i> e	iocated at the right spot		
-	addi \$sp \$sp -20	# Get some stack space		
		# See what caused the interrupt		
3)	li \$k1 0xf00d	# If it is not ours, skip on		
4)	bne \$k0 \$k1 other_i	nterrupt		
= \				
	sw \$t0 0(\$sp)	# Save \$t0 and \$t1		
6)	sw \$t1 4(\$sp)			
7)	mfc0 \$k0 \$14			
8)	sw \$k0 8(\$sp)	# Saving exception PC		
0)	D# WHO O(WDP)	* Baving exception is		
9)	mfc0 \$k0 \$12			
10)	sw \$k0 12(\$sp)	# saving status register		
	ori \$k0 \$k0 1	# Set interrupt bit to 1 and relpace		
12)	mtc0 \$k0 \$12	# which will reenable interrupts		
13)	li \$t0 0xffff0010	# Turn off the device		
14)	li \$t1 0	# so it doesn't send more		
15)	sw \$t1 0(\$t0)	# Interrupts		
	# Continues on next	page		

Your 1	name	login cs61c			
		# The body of the code is correct			
20) 21)	lw \$k0 12(\$sp) mtc0 \$k0 \$12	# Load the status and # Disable interrupts			
22) 23) 24)	li \$t1 1	<pre># Reenable the device # so it will send interrupts</pre>			
25) 26) 27)	lw \$t0 0(\$sp)	# Restore registers # And return to \$k0			
28) 29)					
		This code is OK, and will return on its own			
Bug ∉	Bug #1 is around line(s) <u>1 and 27</u> . The problem is:				
forget	forgetting to save and restore \$at				

Bug #2 is around line(s)<u>12-15</u>. The problem is:

reenabling interrupts before disabling interrupts for the device

Bug #3 is around line(s)20-21. The problem is:

using k0 while interrupts are still enabled. t0 should be used instead.

Bug #4 is around line(s)<u>27</u>. The problem is:

Nick forgot to reincrement the stack pointer when he was done