## University of California, Berkeley - College of Engineering

Department of Electrical Engineering and Computer Sciences

Spring 2015

Instructors: Krste Asanović, Vladimir Stojanovic

2015-05-15





After the exam, indicate on the line above where you fall in the emotion spectrum between "sad" & "smiley"...

Last Name	
First Name	
Student ID Number	
CS61C Login	cs61c-
The name of your <b>SECTION</b> TA (please circle)	David   Donggyu   Fred   Jeffrey   Martin Nolan   Sagar   Shreyas   William
Name of the person to your Left	
Name of the person to your Right	
All the work is my own. I had no prior knowledge of the exam contents nor will I share the contents with others in CS61C who have not taken it yet. (please sign)	

#### **Instructions (Read Me!)**

- This booklet contains 14 numbered pages including the cover page. The back of each page is blank and can be used for scratch-work, but will not be looked at for grading.
- Please turn off all cell phones, smartwatches, and other mobile devices. Remove all hats & headphones. Place your backpacks, laptops and jackets under your seat.
- You have 180 minutes to complete this exam. The exam is closed book; no computers, phones, or calculators are allowed. You may use three handwritten 8.5"x11" pages (front and back) of notes in addition to the provided green sheet.
- There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct
  points if your solution is far more complicated than necessary. When we provide a blank, please fit your
  answer within the space provided. "IEC format" refers to the mebi, tebi, etc prefixes.
- You must complete ALL THE QUESTIONS, regardless of your score on the midterm. Clobbering only works from the Final to the Midterm, not vice versa. You have 3 hours... relax.

	M1-1	M1-2	M1-3	M2-1	M2-2	M2-3	M2-4	F1	F2	F3	Total
Points	9	9	9	10	4	8	12	9	10	10	90
Possible											
Points											
Earned											

## M1-1: *I smell a potpourri section covering midterm one...* (9 points)

A) Bias (with standard bias) (B) Unsigned C) Two's complement D) Sign and Magnitude

b) Consider a plot that shows the mapping between 8-bit two's complement binary numbers and their decimal equivalents (i.e. binary is on the x-axis and decimal is on the y-axis). Fill in the plot to the left and answer the following questions.



i) Fill in the plot to the left. on the X-axis to decimal ii) Describe (in binary) where discontinuities occur in the plot, if any: The discontinuity occurs between

On the second se

Most Positive: 127 Most Negative: -128

c) Consider the C code below. Indicate where the values on the right live in memory (using **(S)**tack, **(H)**eap, s**(T)**atic, or **(C)**ode). Assume no registers are used:

```
#define a 10
int b = 0;

int main(int argc, char** argv) {
    int c = a;
    char d[10];
    int* e = malloc(sizeof(int));
}

#define on next
Page
b: T
Page
b: T
Page
*d: S
*d: S
*d: S
*e: H
e: S
```

d) Convert the following instructions from TAL to hex or vice versa. Use register names when possible.



1C)
a => this is a macro, so the symbol "a" is replaced by 10 by the compiler. Thus, "a" is stored in the code section.
b => this is a global variable, so it is stored on static
\*d => d is an array that is locally allocated (within the "main" further), so d refors to a block of memory on the stack
\*e => C is a local variable, but its value is an address on the heap. Thus, when we doreforme e, the block of memory e refers to is on the heap.
C => C itself is a local variable, so it is located on the stack

## M1-2: I'll believe it when I C it (9 points)

Your friend wants to take 61C next semester, and is learning C early to get ahead. They try to implement the ROT13 function as practice, but the code they wrote has some bugs, so you've been called in, as the C expert, to help debug their program, reproduced below:

-	called in, de the elexpert, to help debug their pregram, repreduced below.
1	/* Applies the ROT13 cipher. rot13("happytimes") == "uncclgvzrf" */
2	void rot13 (char *str) { , le al compating an addless to a number; these
3	while (*str) {
4	if (str >= 'a' && str <= 'z') {
5	*str = (*str + 13) % 26;
6	
7	str++; , we want this to be a letter, so the use; should
8	Beinthe range flat last The mumber
9	) had 21 where Lia, 2). Jaking the normality
0	MOU 26 WIII not achieve this
1	<pre>int main(int argc, char *argv[]) {</pre>
2	char a[] = "happy"; 5 (wrackers
3	char b[] = "times"; 5 Characters
4	char *s = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
5	DS is a POINTOR to a Static String, so is cannot be morated
6	// Apply cipher to a and b. [ ]. "unccl" (If rol 3 works)
7	rot13(a); -> makes a reter to United f" (If coti3 works)
8	rot13(b); ~ Mikes b refer to "gv and control bands)
9	printf("%s%s\n", a, b);
20	ERROR: mutation the Styling in Read-only
1	// Concatenate and place in s.
22	int i = 0;
23	for (int j = 0; a[j]; ) s[i++] = a[j++];
24	for (int j = 0; b[j]; ) s[i++] = b[j++];
25	Ryrais lower than len(a) + len(b), Think
6	printf("%s\n", s);
.7	Jurre Will be residue characters here whoses
L	We MARVAlly Insirt a NUL Byte

a) You want to impress your friend, so you predict the result of executing the program as it is written, just by looking at it. If the program is guaranteed to execute without crashing, describe what it prints, otherwise explain the bug that may cause a crash.

The program will crash on line 23 when it tries to motify the string literal reterred to by S.

b) Now, fix all the errors in the program so that it executes correctly. Fill in the corrections you made in the table below. You may not need all the rows.

Line #	Insert Before /	Change (Explanation or Code)
	<u>Replace / Delete</u>	
4	Replace	+ Str )= 121 && + Str <= (2)
5	Replace	$^{4}$ str = ( $^{4}$ str - $^{1}\alpha'$ + 13)%26 + $^{1}\alpha'$
14	Peplace	char S[] = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
25	Insert	5(1)= 101

## M1-3: I don't want to MIPS a thing (9 points)

The following C code recursively sums the elements in an array of length n.

```
int32_t sum_arr(int32_t *arr, size_t n) {
    if (n) {
        return sum_arr(arr + 1, n - 1) + arr[0];
    }
    return 0;
}
```

Translate sum\_arr into MIPS below. Your code must follow all function calling conventions, and you may not use any pseudoinstructions. You may not need every blank.

sum_arr:	non_zero addu \$v0, \$0, \$0 jr \$ra	RISC-V answers on ve	H page
non_zero:			
	addiu \$s0, \$a0, 0	# Store arr into \$s0	
	sum_arr	# Make the recursive call # Then add arr[0] to the result	
	jr \$ra		

## M2-1: I couldn't come up with a clever title for SDS. (10 points)

a) Give the simplest Boolean expression for the following circuit in terms of A and B, using the minimum number of AND, OR, and NOT gates:

SID:



b) Using as few states as possible, complete the transition table for an FSM that takes an input with 3 values: 0, 1, or 2. The machine will output a 1 when the sum of the inputs seen so far is divisible by 3. Otherwise it should output a 0.

Assume you have seen no digits at the start state. You might not need all of the states, and you should not draw additional states. You must represent your FSM using the table to the left, **the table is the only part that will be graded.** The first transition has been filled in for you.



c) Suppose we add registers to the unoptimized circuit in part A to increase the clock rate (this modification is shown below). What is the longest clock-to-Q that the registers on inputs A and B can have that will result in correct behavior when the circuit is clocked at 10 MHz?

M2-1: (continued)



#### M2-2: Float like a butterfly and sting like an IEEE (4 points)

Let's take another look at the IEEE754 standard for single-precision floating-point numbers. [x, y) represents a range where x is included and y is not.

a) How many floats are representable in the interval [0.5, 1)? Answer: <u>} 2^23</u>

All numbers lite 0.1XXXX...X -> each 'X' can be 0 or 1, significant of field bits b) How many floats are representable in the interval [0, 0.5)? Answer: 126 2^23 Devorm numbers -> 2<sup>23</sup> of these for each bit of significant field Any Normalized float of form -> 1.XXXX...X • 2<sup>n</sup> for n≥2 As maximum expondent is 127, We have 125 such values of n, and each has 2<sup>23</sup> value (each significant bit can be 0 or 1) Thus, we have  $(1 \cdot 2^{23}) + (125 \cdot 6^{1/4}2^3) = 126 \times 2^{23}$ 

MIPS Question, IGNORE

## M2-3: If this exam were a CPU, you'd be halfway through the pipeline (8 points)

SID:

We found that the instruction fetch and memory stages are the critical path of our 5-stage pipelined MIPS CPU. Therefore, we changed the IF and MEM stages to take **two** cycles while increasing the clock rate. You can assume that the register file is written at the falling edge of the clock.



Assume that no pipelining optimizations have been made, and that branch comparisons are made by the ALU. Here's how our pipeline looks when executing two add instructions:

Clock Cycle #	1	2	3	4	5	6	7	8
add \$t0, \$t1, \$t2	IF1	IF2	ID	EX	MEM1	MEM2	WB	
add \$t3, \$t4, \$t5		IF1	IF2	ID	EX	MEM1	MEM2	WB

Make sure you take a careful look at the above diagram before answering the following questions:

- a. How many stalls would a data hazard between back-to-back instructions require?
- b. How many stalls would be needed after a branch instruction?
- c. Suppose the old clock period was 150 ns and the new clock period is now 100ns. Would our processor have a significant speedup executing a large chunk of code...
  - i. Without any pipelining hazards? Explain your answer in 1-2 sentences.
  - ii. With 50% of the code containing back-to-back data hazards? Explain your answer in 1-2 sentences.

# M2-4: Some say there's nothing better than cold, hard cache (12 points)

a) What shape do the following trade-off curves have? Select a shape and enter its number into the box for each of the graphs. Unless they are the parameters being varied, assume that associativity, capacity and block size are constant. You should assume that the axes are linear.



b) Consider a system with inclusive L1 and L2 caches with 4B cache block size. Assume we have 1 MiB of on-chip memory available and want to determine how much of this memory we should give to the L1 cache and how much to the L2 cache. We will try to minimize the AMAT to do so.

Assume both caches are fully associative with LRU replacement. Their combined capacity is 1MiB (excluding tags and meta-data). You can consider all miss rates approximate.

Say you are running the following program starting from cold L1 and L2 caches:

```
#define ARRAY_SIZE 256*1024
int a[ARRAY_SIZE];
int sum = 0; // assume sum, i, and j are stored in registers
for (int i = 0; i < 100000; i++) {
  for (int j = 0; j < ARRAY_SIZE; j++) sum += a[j];
  for (int j = ARRAY_SIZE-1; j >= 0; j--) sum += a[j];
}
```

 How would we compute AMAT if we had the local L1 miss rate ("L1Miss"), the local L2 miss rate ("L2Miss") and the memory access time ("Memory")? Use "H1" and "H2" to represent the L1 and L2 hit times respectively. (We will compute these quantities later in the question)

AMAT= HI + LIMISS(H2+ LZMiss(Memory)) Just use the original AMAT formula with the Variables here

a) Tag Bits-Associativity: The number of tag bits increases by 1 every time the associativity darbles, as darbling the associativity halves the # of sets, thus decreasing the # of index bits by 1. This decrease leads to 1 more tag bit. This relationship is logaritumic. Capacity-Set Size: Assuming the # of sets (rows) remains constant, doubling the rache capacity will make each set twice as large because we cannot add sets to our cocke. This is a linear relationship. Number of Sets - Block Size: If we double the number of sets, but treep the ourcall capacity and assoc. the some, we must have half as much data per set. This equates to halving the block size, creating a neg. linear relationship. Offset Bits - Block Size : We have 2" = Block Size by Definition, so offset bits = log\_2 (Block Size)

### M2-4: (continued)

2) For the program above, express the local miss rate for the L1 cache in general terms as a function of the L1 cache size (write L1 for the size of L1 in bytes). Hint: The miss rate is 0 for a 1 MiB cache, 0.5 for a 0.5 MiB cache and 1 for a 0 MiB (i.e., no) L1 cache.



6) What sizes of L1 and L2 caches should we pick to minimize the AMAT? (assume the caches have non-zero size, i.e., both of them exist)

× II 1.	
$\omega \omega$ .	

## F1: Paging all CS61C students (9 points)

Consider a byte-addressed machine with a 13-bit physical address space that can hold two pages in memory. Every process is given 16MiB of virtual memory and pages are evicted with an LRU replacement scheme.

are log (16,m)
$-\log_{1}(7^{24}) = 24$ Lity
12.2 7 0 19.3
5
poges are
/ Same site
r - [ hittin

The compiled binary for the program containing this code snippet weighs in at 4096B. If this code was executed on the machine, what is the maximum value of ARRAY\_SIZE that would allow this code to execute with 0 page faults in the best-case scenario? (Answer in IEC prefix: 8Gi, 32Ti, etc)

Each page is 212 4	096B. Thus, the	e code fits in one p	nge,50
to have no faults, the	data must be	in the other. Each	c.rrec
is the same size, so	2+ APPAY SIZE	€ PAGE_SIZE ⇒ M	ax
$\operatorname{ARRAY}_{\operatorname{SIZE}} = 512$	arr Size is	<u>40965</u> = 2048B >>	ちにす

c) How could we modify the above code snippet to allow a larger ARRAY\_SIZE and execute with the fewest page faults in the best-case scenario? Write the new code below:

or (int iso), is APPAY STRE; it e an make 0[]シー Jor (Int i=0; iL ARRAY\_SIZE; i+1) { = prac o longer because worry about b(i] = APPAY\_SIZE trocking each other, or the code, out of

# F2: Why can't you use parallelism at a gas station? It might cause a spark. (10 points)

SID:

1. Optimize factorial() using SIMD intrinsic(AVX).

```
double factorial(int k) {
    int i;
    double f = 1.0;
    for (i = 1 ; i <= k ; i++) {
        f *= (double) i;
     }
    return f;
}</pre>
```

You might find the following intrinsics useful:

m256d _mm256_loadu_pd(double *s)	returns vector(s[0], s[1], s[2], s[3])
<pre>void _mm256_store_pd(double *s,m256d v)</pre>	stores p[i] = v <sub>i</sub> where i = 0, 1, 2, 3
m256d _mm256_mul_pd(m256d a,m256d b)	returns vector( $a_0b_0$ , $a_1b_1$ , $a_2b_2$ , $a_3b_3$ )

double factorial(int k) { int i, j; double f\_init[] = {1.0, 1.0, 1.0, 1.0}; altialize to all I's (multiplicative double f\_res[4]; double f = 1.0; identi // initialize f\_vec  $\_m256d f_vec = \_mm2^{4}$ **ヒ**K // vectorize factorial for (i = 1 ; i <= ) { double  $l[] = \{$ (double) (double) (double) (double) }; m256d data = -MM25100 // reduce vector for (j = 0 ; j. } reduce into // handle tails for (; i <= k ; i++) {</pre> 000 tail case } return f; }

#### 2. Cache Coherence:

We are given the task of counting the number of even and odd numbers in an array, A, which only holds integers greater than 0. Using a single thread is too slow, so we have decided to parallelize it with the following code:

Weanpic #include <stdio.h> #include ``omp.h" ordering void count eo (int \*A, int size, int threads) { int result  $[2] = \{0, 0\};$ hyerd 48.000 int i,j; W (3 omp set num threads(threads); have are the assembly ops ucc. for ad () **a**00 #pragma omp parallel for reinclevon+ for (j=0; j<size; j++)</pre> らい result[(A[j] % 2 == 0) ? 0 : 1] += 1; we exercite in The of printf("Even: %d\n", result[0]); printf("Odd: %d\n", result[1]); Shown above, then both Micros load the old value of res[0] ! } incrementing instead of going sectorthedy As we increase the number of threads running this code: a) Will it print the correct values for Even and Odd? If not, explain the error. have 2 Proceeds, and Not always (onsider the rase where we each has an index that convergents to an even #. See the explanation above. b) Can there be false sharing if the cache block size is 8 bytes? Yes, the result array can be stored in a single block, sowriting to any element will remove the block from all other caches. c) What about 4 bytes? No, false sharing is only applicable when the data boing accessed by the threads are distinct. If the block is 4 bytes, then a single element of result is in a cacle block, so we would invalidate blocks in other raches ONLY if they had the SAME element of the result array. Thus, false shaving is technically not possible.

#### SID: F3: This isn't a bathroom. Why is there potpourri? (10 points)

#### 1. T/F Questions (Circle one. If the circling is unclear, you will receive no credit.)

- CPUs need separate instructions to access I/O devices. (True / False) (ars) der Mimory will all I/D
   Segmentation (base + bound) has fragmentation
- 3) Exceptions in early pipeline stages override exceptions in later stages for a given instruction. (True) False) Exceptions in Cirly stages can cause problems later or
- 4) Exceptions are handled in the pipeline stage where they occur. (True (False))

#### 2. Polling, Interrupts, and DMA

1) Choose polling or interrupt for the following devices.

- Transfer Block Size Data Rate Polling/Interrupt? Device А 80B/s 4B В 400MB/s 4BС 400MB/s 2KB
- 2) To support interrupts, the CPU should be able to save and restore the current state. Which of the following should be saved before handling interrupts to ensure correct execution?

Veneod these Z to Know the state c. TLB b. User Registers a. Program Counter d. Caches **F**ThN 3) To which device in 1) is direct memory access (DMA) most beneficial? Explain briefly. C. CPU ran do work when traisferring large blocks, and 3. Warehouse Scale Computing and Amdahl's Law. WAR enables this

1) We are going to train convolutional neural networks on Amazon EC2. It turns out that 90% of training can be parallelized but the rest takes twice as long due to the communication overhead among the instances. What is the maximum speedup we can achieve? S VON DATTA 10 200

#### 5 (as s > Qo, ther > 0 tus is doubled Spudielized Sted v2 by a

2) Which of the following can increase the maximum speedup in 1)?

- a. Use more instances
- b. Deploy the application across multiple arrays.
- C. Reduce the number of reduce operations.
- Dincrease network bandwidth.
- e. Increase the capacity of disks.

We need to improve the NON puraldizable part, which is the communication done. This commu is communiation boosted his botter network OR we do it less frequently. These options are d & c respectively.

one by

## F3: (continued)

#### 4. Hamming Error-Correction Code (ECC)

1) Suppose we have a one-byte data value,  $01101101_{two}$ . Fill in the encoded data in the following table.

Bit	1	2	3	4	5	6	7
Encoded Data							
P1	Х		Х		Х		Х
P2		Х	Х			Х	Х
P4				Х	Х	Х	Х

2) Assume that we have an encoded value,  $1001110_{two}$  with a single-bit error. Indicate below each parity bit if it has an error:

P2 P4 Parity Bit **OK/ERROR** ERFOR ERROR merroria bit Zt4=6 (Sharlabed) ellors, pore is 1:116 Incorrect bit position: P2:0^0 ^ | ^ 0--Correct data: \_\_\_\_O \DD Fixed: 10 01100 -> 0100 is data 5. Dependability and RAID 1) Which of the following can increase the availability? We want to roluce failures OR decrease (a.) Increasing MTTF repair time. all follow the first reason, b. Decreasing MTTF c. Increasing MTTR while d follows the second. d. Decreasing MTTR e. Redundant data copies 2) Explain very briefly why RAID1 is the most expensive form of RAID. It requires a full copy of disks, so the overhead is 100%. 3) How many check disks are needed for RAID3? ONE, PAIDS has a deducated pavily dist and uses byte-striping 4) Explain why RAID5 has a higher write throughput than RAID4. The check information is distributed across disks, so not a single disk is quarted for ALL charts. Thus, the load is balanced and the parity disk bottlenack is mitigated.

14/14