Problem #1 (7 points)
Answer the following questions using the diagram of a full adder module:

\[
\begin{array}{ccc}
A & B & \text{CarryIn} \\
\mid & \mid & \mid \\
V & V & V \\
\end{array}
\]

<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CarryOut &lt;&lt;&lt;</td>
</tr>
<tr>
<td>-------------------------</td>
</tr>
<tr>
<td>l</td>
</tr>
<tr>
<td>V</td>
</tr>
<tr>
<td>Sum</td>
</tr>
</tbody>
</table>

a. Using no more than 10 of these adders, and no more than 4 other logic symbols, draw a circuit that takes an 8 bit unsigned number X and returns the eight lower order bits of X multiplied by 5. Ignore overflow. For example, 5*0x04 is 0x14 (20 decimal), and 5*0x80 is 0x80.

b. By making the inputs and outputs specifically on your diagram, show how your circuit can multiply 40 (decimal) by 5 to get 200 (decimal).

Problem #2 (2 points)

CDR-coding can be explained as a way of saving memory.

a. How does it save memory?
b. Now that memory is so cheap, can you come up with a good reason to still use CDR coding?

Problem #3 (10 points)
a. Given the address 0xA2EC4A8F, compute the block offset, set number and tag for each of the following caches:

<table>
<thead>
<tr>
<th>Size(bytes)</th>
<th>Width (bytes)</th>
<th>Policy</th>
<th>Offset</th>
<th>Set</th>
<th>Tag in HEXADECIMAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>4096</td>
<td>4</td>
<td>Direct-Mapped</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1024</td>
<td>16</td>
<td>4-way set associative</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2048</td>
<td>32</td>
<td>Fully Associative</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Problem #4 (7 points)

<table>
<thead>
<tr>
<th>Stride</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>128</th>
<th>256</th>
<th>512</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>205</td>
<td>212</td>
<td>206</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>64</td>
<td>221</td>
<td>203</td>
<td>213</td>
<td>202</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>128</td>
<td>214</td>
<td>243</td>
<td>232</td>
<td>212</td>
<td>204</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>256</td>
<td>227</td>
<td>235</td>
<td>241</td>
<td>233</td>
<td>216</td>
<td>231</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Stride and Size are in bytes, times nanoseconds. For the following questions, circle the numbers (or rows/columns) you used to answer each question and label them a, b, c.

(a) What is the cache size in bytes?
(b) What is the block size in bytes?
(c) What is the allocation policy? (Direct-map, full associative or N-way associative)
(d) In the output we were able to give timing data that was down in the 200 nanosecond range. How were we able to do so, considering that no user-accessible clock on the computer we were testing is nearly so precise?

Problem #5 (10 points)
Answer each of these questions by filling in the ______ with one of these: increase, decrease, or not change

Assume the cache size stays the same.

a. Increasing the size of the block size in a direct-mapped cache would _______ the number of bits for byte offset.
b. Increasing associativity from 2 to 4 way in a cache would ______ the circuit complexity.
c. Increasing the size of the block in a direct-mapped cache would _______ the number of bits for tag.
d. Increasing the size of the block in a direct mapped cache would ______ the cost of a cache miss.
e. Replacing a write-back strategy with a write-through strategy would ___ the cost for repeatedly updating a memory location.
f. Writing code in-line instead of calling procedures would ____ spatial locality.
g. Compulsory cache misses would ____ after the operating system switches to another process.
h. Capacity cache misses would ___ after the operating system switches to another process.
i. Changing from direct-mapped to 2-way set associative ______ collisions.
j. Rearranging code so that an "inner loop" has fewer instructions would ____ temporal locality.

Problem #6 (5 points)

a. The instruction LA $8, M assembles into two instructions, LUI and ORI. Assuming that M has address 0x00554444, write out a plausible sequence of instructions to accomplish the load address.
b. Now assume that the all the static data in this program must be relocated, including the location for M, and that the relocation amount is 0x01004000. What instructions will accomplish this same LA after relocation?
c. Relocation information must be made available for instructions in the .text segment, but not for branch instructions? Why?
d. Values computed by the assembler in the .data segment may also need relocation. Why?

Problem #7 (8 points)
Asynchronous output requires two functions, F1 to put data into a buffer or queue, and F2 to send the data to an output device.
a. Who calls F1 and when?
b. Who calls F2 and when?
c. Sometimes calling F2 does nothing. Why might that happen?
d. MAL converts a "call" from a user program to print characters into a system call, which among other things changes from user to kernel mode. Give one reason for this design feature. (Hint: most systems are assumed to be capable of running multiple processes).

Problem #8 (5 points)
The proper declaration for printf in C is

\[
\text{int sprintf(char *outbuf, char *fmt, \ldots)}
\]

Where the declaration ... means that the number and types of all but the first two arguments can vary.

a. In your implementation of sprintf, where exactly did you obtain the first argument?
b. Where exactly did you obtain the second through last arguments?
c. If the number of extra arguments exceeds the number of format directives, what happens?
d. If the number of format directives exceed the number of extra arguments, what happens?
e. Can the \textit{sprintf} program check to see that they are the same? (Why or why not?)

Problem #9 (5 points)
a. A typical bus transaction consists of two parts. What are they?
b. Underline which type of bus usually has to be kept to a rather short length:
    asynchronous or synchronous (clocked).
c. What is the role of the cause register?
d. From your reading or lab, give an estimate (be sure to give UNITS: your values can be very rough) for the HP-UX hard disk latency _________ and bandwidth ___________.

---

Posted by HKN (Electrical Engineering and Computer Science Honor Society)
University of California at Berkeley
If you have any questions about these online exams please contact examfile@hkn.eecs.berkeley.edu.