

Name _____ SID _____

CS152 Computer Architecture and Engineering
Fall 1998
R.W. Brodersen

Midterm #2

Please write answers in
Yours truly, _____

each page of the exam. The number of points for each problem is
budgeted accordingly.

shown below.


#	Possible Score	
1	35	
2	15	
3	25	
4	25	
Total	100	

Problem1:Multi-cycleDatapath[40points]

For this problem please refer to the multi-cycle datapath diagram below. The diagram shows the internal structure of a multi-cycle datapath. It includes four pipeline registers (P_W, A_W, R_W, T_W) that store the program counter (PC), the next sequential instruction address (A), the register file address (R), and the ALU result (T), respectively. Each instruction is fetched from the Instruction Memory (IMEM) and the Data Memory (DMEM) in a multi-cycle process. The ALU performs operations on register values or immediates, and the result is stored in the Register File (R). The diagram also shows control signals like SIGEXT1, SIGEXT2, and MUX1, MUX2 that are used to select between different data paths.

The ALU performs operations A+B, A-B, A, Sub, Neg, and B. The ALU result is stored in the Register File (R). The diagram also shows control signals like SIGEXT1, SIGEXT2, and MUX1, MUX2 that are used to select between different data paths. The ALU result is stored in the Register File (R). The diagram also shows control signals like SIGEXT1, SIGEXT2, and MUX1, MUX2 that are used to select between different data paths.

ugh
control
chine
and
ead



a) Micro-Programming

Fill the missing table below for given instructions. The specification for the instructions is given in the table below. The table below indicates the behavior of the instructions.

ADD (Add immediate)

~~R~~+C1

~~P~~+1

SBN (Subtract and negate)

~~R~~1-R

~~P~~+NEG

~~E~~~~R~~+1

SWP (Swap memory)

~~R~~+C2

~~R~~-R

T-M[A]+T

M[A]~~R~~

~~P~~+1

IIG (Increment C1)

~~C~~1 (C1 is counter register)

~~R~~-NEG

~~P~~+1

Inst./Cycle	P_W	A_W	R_W	T_W	D_W	MUX1	MUX2	ALU		
ADD	0	0	1	0	0	C1	R	ADD		
2	1	0	0	0	0	P	1	ADD		
SBN	0	0	1	0	0					
2	NEG	0	0	0	0					
3	1	0	0	0	0					
SWP	0			0	0	R	C2	ADD		
2	0			0	0	R	R	SUB		
3	0			1	0	D	T	ADD		
4	1			0	0	P	1	ADD		
IIG										
2										
3										

b) Datapath Delay

Using the delay given below calculate minimum cycle time for multi-cycle datapath. Assume the delay between the completion of instruction and the initiation of following instruction.

Component	Delay
Sign-Extender	n _s
4-Mux	n _s
ALU	n _a
IMEM	n _i
DMEM	n _d
Register-Clk-Q	n _r
Register-Setup	n _s
Register-Hold	n _h
Control Logic	n _c

Minimum cycle time: _____

c) Complex Micro-programming

Fill in the table with micro-codewords. The definition of EQ follows:

BEQ, C2 Branch if Equal constant. The value in register is preserved.

Hint: The operation R-R will place the value in register.

Inst./Cycle	P	W	A	W	R	W	T	D	W	MUX1	MUX2	ALU		
BEQ														
2														
3														
4														
5														
6														
7														
8														
9														
10														

For each of the following instructions, consider a single-cycle implementation and a multi-cycle datapath. Only the execution of the following instructions is required:

Inst./Cycle	P	W	A	W	R	W	T	D	W	MUX1	MUX2	ALU		
BAD	0	0	0	0	1	0	R	T	ADD					
2	1	0	0	0	0	0	P	C2	ADD					
BLE	0	0	0	0	0	0	R	T	SUB					
2	NEG	0	0	0	0	0	P	C2	ADD					
3	1	0	0	0	0	0	P	1	ADD					
LAD	0	1	0	0	0	0	R	T	ADD					
2	0	0	1	0	0	0	D	C2	ADD					
3	1	0	0	0	0	0	P	1	ADD					
SIG	0	0	0	0	0	0	R	T	SUB					
2	0	0	NEG	0	0	0	R	T	SUB					
3	1	0	0	0	0	0	P	1	ADD					

d) Multi-Cycle CPI

Assuming the instruction mix below, how much slower is the minimum number of cycles required to execute the program compared to the single-cycle datapath? (Your answer is relative to the multi-cycle version. The single-cycle datapath has a cycle-time of 100 ns, so your answer should be "1.5 times slower")

Instruction	Frequency
BAD	10%
BLE taken	30%
BLE not taken	20%
LAD	30%
SIG	10%


Allowable increase in cycle time: _____

e) Multi-Cycle to Single-Cycle Conversion:

Fill in missing pieces of single-cycle data path below to be able to execute the multi-cycle instruction (B, A, L, E, A, D, S, I, G) each of instructions necessary to find out if you only MUX (any size) addresses and direct supply any instructions given and consider MUXes show any control signals.

the following path is already shown in the diagram. The minimum hardware required is indicated by the equivalent circuit.

ti-
ction
out.




Problem 2: Pipelining, Datapath Hazards, Forwarding

You are the lead engineer in the marketing department of a CPU manufacturer. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into more stages. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into more stages. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into more stages.

This course expands on the number of forwarding paths. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into more stages.

a) On the pipeline below, draw forwarding paths for the instructions ADD, SUB, and LW. Show the forwarding paths that would be required to resolve the hazards. Assume the registers are written before the next cycle.



Name _____

SID _____

b) The hardware group is finally built in PLD exhaustively. However, the board for writing the exercises is forwarding path

and forwarding path are needed for forwarding resolution dependencies. The only way to solve the hazard is to insert a no-operation sequence at the problem and insert a bubble as equivalent to a bubble in the total number of hazards.

is
bubble
hit
ing
ubbled

Instruction Sequence	Total Number of Bubbles
\$10	
\$12	
\$14(\$6)LW	
\$16	
\$18(\$1)LW	
\$20(\$8)LW	
\$22(\$3)LW	
\$24(\$4)LW LW \$62(\$5)	
\$26	
\$28(\$7)LW	
\$30(\$12)SW	
\$32	

c) The hardware group is finally built in PLD exhaustively. However, the board for writing the exercises is forwarding path

and forwarding path are needed for forwarding resolution dependencies. The only way to solve the hazard is to insert a no-operation sequence at the problem and insert a bubble as equivalent to a bubble in the total number of hazards.

sde.

Problem 3: Cache and Virtual Memory

a) Design an associative cache with the following constraints:

- Total words
- Block size
- Word length
- Total addressable memory (24 K) word-addressed
- Write-back policy
- Least frequently used (LFU) replacement policy

i.) How many comparators are required in the design and what is the width of the display your reasoning.

ii.) How many registers are required in the design and what is the width of the display your reasoning.

iii.) What data is needed for each block and explain your reasoning.

iv.) Draw a diagram of the address bit machine and indicate the bits for the cache.

v.) Fill the table below indicating the hit/miss for each request.

Address	3	1	7	9	5	18	13	11	2	6	27	15	22	30					
H/M																			

vi.) Draw a table to represent the final state of the cache.

Name _____

SID _____

b) What page size would you use for parallel cache TLB translation? Explain your answer.

lookups therefore speeding physical address

c) Assume you could have a processor requiring 100 cycles of bus, or 100 cycles of bus rather than 100 cycles of bus and 100 cycles of bus. How many instructions would you expect to see in the pipeline?

critical path that will be pipeline, by high calculation miss and instruction memory requests

d) We decide to have a cache with 100 cycles of bus, or 100 cycles of bus rather than 100 cycles of bus and 100 cycles of bus. How many instructions would you expect to see in the pipeline?

tidy organized computer miss 80% of the time and instruction

e) Explain how changing the cache would affect the rate.

how change in delay diss

Name _____ SID _____


f) Consider a machine with a three-tiered virtual memory hierarchy as described in Notation of hit rate is 90% on miss on physical disk.

Level Memory Type	L1 Cache On-chip SRAM	L2 Cache Off-chip SRAM	Main Memory DRAM	Physical Disk Hard Drive
Hit Delay	1 cycle	4 cycles	15 cycles	500,000 cycles
Hit Rate	15.7%	28.8%	55.4%	0.1%

i.) Calculate the memory access rate of the instruction count of the instructions taken.

ii.) Calculate the time required to read 1000 words of disk at a rate of 1000 words per second. Assume the disk rotates at 3000 RPM. Assume the disk is at the center of the disk. Assume the disk is at the center of the disk. Assume the disk is at the center of the disk.

Problem4



The energy delay product is the energy dissipation per cycle.

The problem can be solved by executing the following program:

```

sum1 = 0
sum2 = 0
FOR I = 1,2 DO
{sum1 = sum1 + a[i]b[i]
  sum2 = sum2 + a[i]}
    
```

```
Assume registers are ready to use
$s1 = a[1]    $s2 = a[2]
$t1 = b[1]    $t2 = b[2]
$s3 = sum1    $s4 = sum2
```

Compile the program in the language using the following format and order the instructions to minimize execution time.

Aux	Bux	Rs	Rt	Rd	We		Comments
1/0	1/0	\$Rs	\$Rt	\$Rd	1/0		

What is the minimum cycle time for execution of the program? What is the path delay of the circuit above?

What is the energy dissipated by the circuit above when executing the program? What is the maximum rate of operation of the circuit above?

Assuming a pipeline register is placed at the output of each stage, what is the minimum cycle time for execution of the program? How does this compare to the minimum cycle time of the circuit above?

What is the minimum cycle time for execution of the program if the energy dissipation of the circuit above is assumed to be constant? (Ignore the energy dissipation of the pipeline registers.)

The voltage delay setup formula:

$$T_{\text{delay}}(V_{\text{supply}}) = \text{delay}(V_{\text{th}}) / (V_{\text{supply}} - V_{\text{th}})$$

By reducing the voltage in the execution register was added, the energy consumed. What

time is created by following

time for pipeline power dissipation?

Name _____

SID _____