
Student Name:	SID:
---------------	------

# This page intentionally left blank

Student Name:	SID:
Question 1. Lab/Project Short Answer Questions (10 points)	
	point 1 unmodified to use the ITU656 the output does not scroll. (1 point): 2 Outputs ITU601 display but won + Scroll
(b) (True//False) The primary purpose of the data chipper	in the video encoder is to ensure that d properly on the monitor. (1 point):
(Circle one) True or False	to active video-from being
(c) (True/False) InRequestLine and InRequestPair from the	e video encoder are used to index into
(Circle one) True or False	
(d) (Fill in the blank) If after a request to the video Vid 0x40C1B2D4, what are the corresponding Y, Cr and Cb by this pixel pair? (2 points)	eoROM, you received the 32-bit value values for each of the pixels represented
Left Pixel: YOKBL Cr OxCL	Cb Ox D4
Right Pixel: Y Ox40 Cr Ox C1	Cb OXD4
(e) (Fill in the blank) On bidrectional communication lines, to allow each of the individual systems to drive or rele- path from the supply voltage to ground. (1 point)	vou typically use a(n) +vi-slate
(f) (True/False, Short Answer)In the context of this semes refresh the SDRAM. (2 points):	ter's project, it is necessary to explicitly
(Circle one) True or False	
Briefly justify your answer: Reading general	is a vefush conteback;
Video encode reads STRAM of Memory refreshed.	kn enough to keep the
memory refreshed.	<b>G</b>
(g) (Short Answer) If you were designing an SDRAM contr setup time for the DQ line was 10 ns and hold time was 3 or hold time but a propagation delay of 3 ns, what w sending it into the SDRAM to ensure proper timing? (2 p.	20 ns, and you had inverters with no setup vould you do to the system clock before points):
(ad least) 4 inventers to de	lary signal by 12 ns
12 ns > 10 ns Set-uptim	, , , ,
37 ns (27 Mhz) - 12 ns =	25 ns > 20 ns hold fina


Student Name:	SID:

(c) Show a portion of a synchronous MEALY state diagram for the Consumer FSM that initiates and completes a data DeQ request through to the completion of the DeQ operation. Please use understandable labels for your states and make clear what are you outputs. (3 points)



# Question 2. State Machine Design (10 Points)

You are to design a finite state machine that grants access to a shared resource to the following specification.




Four independent subsystems compete for exclusive access to a shared resource. The GRANT state machine you are to design gives access to the shared resource (not shown in the above figure) to the highest priority requestor in the following way.

When reset, the GRANT system enters an IDLE state (see Page 5). Each subsystem outputs a single Request line that is input to the GRANT system,  $R_i$ , where i=0 to 3. If more than one subsystem issues a request at the same time, the GRANT system will grant access to the resource to the requesting subsystem with highest priority. Subsystem 0 has a higher priority than Subsystem 1, which in turn has a higher priority than Subsystem 2. Subsystem 3 has the lowest priority. The ability to access the resource by Subsystem; is indicated by the GRANT system by asserting the signal  $G_i$ , i=0 to 3, which is input to Subsystem; At any given time, at most one  $G_i$  will be asserted. Once granted access, the subsystem must hold the  $R_i$  line high until it is done with the resource. By unasserting  $R_i$ , the subsystem signals the GRANT system to unassert  $G_i$ . This allows the GRANT machine to return to its initial IDLE state. Here it awaits the next request or proceeds to grant access to the next highest priority subsystem should there be a pending request.

You may assume that the requesting subsystems and the GRANT system all operate on a common clock.

The correct solution requires the fewest possible number of states and transitions.

On Page 5, complete the MOORE state machine for the GRANT System, naming your states and labeling your transitions so that their purpose is rendered clear to the grader.




Student Name:	SID:	

# Question 3. Shift State Controller (10 Points)


The jump counter makes use of a counter to implement the state register of a state machine. In this problem, you will use a *shift register* for the state register rather than a counter.

The structure of the shift state controller is shown on the next page. The state register is an 8-bit right (SHR)/shift left (SHL) shifter. The states are represented in a "one-hot" encoding, i.e.,  $State_0 = 00000001_2$ ,  $State_1 = 00000010_2$ ,  $State_1 = 00000010_2$ ,  $State_1 = 00000010_2$ ,  $State_1 = 00000010_2$ ,  $State_1 = 00000000_2$ . When the Reset signal is asserted, the register must be loaded with the value  $00000001_2$ . This is handled by the Reset Block shown on the next page. The one hot encoding is converted to a binary encoding by the encoder block. The encoder output forms the address of the Load ROM and the selection inputs of the LD, SHR, and SHL multiplexers.


(a) Design a *very simple* combinational circuit for the Reset block that generates the correct data inputs to the Shift State register when Reset is asserted, otherwise passing through the ROM outputs. (1 point)




(b) Design a very simple combinational circuit for the Encoder block, whose input is ShiftState[7:0] and whose output is EncodedState[2:0]. HINT: if you need K-maps to implement this very simple function, you will be wasting a lot of time! (1 point)



(c) Given the following state diagram, with Reset, input I, their complements, the constants 0 and 1, and logical combinations of these, on Page 7 finish the wiring to complete the state machine implementation. (8 points):





NOTE: By default, signals with the same label are implicitly connected. You need not explicitly connect the Shift State Register control inputs and the mux outputs.

To correc	fly head	e Resol,	need to	insut f	he followi	leg_
To correct lagic	lest )	LD'	Resul-	Sher!	Resul -	)—SHL
Ord win	a these to	the St	ati Shiff	- Reg.	3110	
OR have	whe inju	uts to Li	D Mux	be Resul	l+x and	L
SHR/SHL	- Mux	Reset . 7	ζ			

CS 150 Midterm #2


Student Name:	SID:	
---------------	------	--

## Question 4. Vertical Microcode (10 Points)

Your task is to implement a controller to sort the contents of four registers in ascending order. The following is pseudocode for the function you are to implement:

```
for i = 0 to 2 do
  A = R[i]
  for j = i + 1 to 3 do
    B = R[j]
    if B < A then
       R[i] = B
       R[j] = A
       A = R[i]
  endfor
endfor</pre>
```

A partial datapath for this controller, along with the microoperations it supports is shown below. I and J are registers that hold indices to select one of the four elements of the register file R to read or write to the ABus and the BBus respectively.



Student Name: _	SID:	

- (a) To implement the sorter controller, you need registers and functional units (FU) in addition to those shown. Augment the datapath figure by: (1) drawing in the missing datapath elements and how they interconnect to the existing components of the datapath within the dashed box, and (2) add to the list the new microoperations necessary for the controller to use the added elements. (4 points)
- (b) Assume that you have available a vertical microcode encoding with a register transfer format and a conditional branch jump format similar to the one shown in class.

RT format: RT ABus Src, ABusDst, BBusSrc, BBusDst, Func unit ops

BJ format: BJ Condition, value, jump address if match

For example, to branch to location X if R0 < R1, you would write the following microcode:

RT R[I], CompX, R[J], CompY, 0 (NOTE: write zero for fields you don't use or need). BJ X<Y, True, LabelZ (NOTE: use symbolic labels just as in assembler language).


Write microcode in this form in the lines below to implement the sorter controller. (6 points)

Label	RT/BJ	Microoperations
	27	
FORI	27	O, O, ALU, I, Pass O I COMPX, ALU, COMPY, Pass 3 X <y, done<="" ialse="" th=""></y,>
	32	X < Y. Talse Done
	RT	Pril A and
	RT	I ALUA, ALU, J. ALUA+1
FORJ	RT	I ALUA, ALU, J. ALUA+1  J. COMPX ALU COMPY, Pass 4  X <y false,="" jend<="" th=""></y>
	<b>B</b> 5	X <y false="" jend<="" th=""></y>
	BJ RT	B. COMPY, D. XSY, Folice Skip
	RT	B COMPX, A. COMPY, O
	RT BJ	
	RT	B. RCII, 0,00
	RT	B, R(I), 0, 0, 6 6, 0, A, R(J), 0
	RT	60, A, ŘĹJI, O ŘĽIJ, Á, 9,9,0
SKIP	RT	J, ALUK, ALU, J, ALUA+1
	32	x27, TRUE FORT
	37	X LY FALSE FORJ
JEND	RT	I ALUA ALU, I ALUA+1
	BJ	X LY TRUE FOR I
	BJ	X <y falsé="" fori<="" th=""></y>
DONE		

Student Name:	SID:	

## Question 5. Design Problem (10 Points)


You are to design parts of a system for managing a queue that couples together independently clocked producer and consumer subsystems as shown below:



The communication between producer, queue, and consumer state machines work as follows. If the Overflow signal is not asserted, it means that the Queue FSM can accept data. The Producer can commence a new enqueue operation if EnQDone is unasserted and Overflow is false. The producer places its data on the DataIn output and asserts EnQReq. It must continue to drive the DataIn lines and EnQReq until the QueueFSM asserts EnQDone. This is how the Queue FSM indicates that it has saved the DataIn in the queue.

The Consumer FSM operates in a similar fashion. The Underflow signal indicates that the Queue is empty, and there is no data to consume. If Underflow is false, and DeQDone is unasserted, then the Consumer FSM can assert DeQReq. The Queue FSM detects the DeQReq, it drives the DataOut lines and 'asserts DeQDone. When the Consumer FSM has saved the DataOut, it unasserts the DeQReq. The Queue FSM acknowledges this by deasserting DataOut, removing the data from its queue, and reseting DeQDone.

(a) To show that you understand the behavior of the system, use the timing diagram below to show one enqueue operation followed by one dequeue operation. You may assume that the Queue FSM has available space for new data and currently contains some data waiting for the consumer. (4 points)



Student Name:	SID:
---------------	------

(b) Show a portion of a synchronous MEALY state diagram for the Producer FSM that initiates and completes a data EnQ request through to the completion of the EnQ operation. Please use understandable labels for your states and make clear what are you outputs. (3 points)

Overflow + Englone

StartEnQSequence

StartEnQSequence

Overflow. endoore / chive Interested Should be and done Interested asserted

Overflow. endoore / chive Interested and done

End Reg

end done

Ind done

Ind done

Indidone

in length

in the start of the properties of the proper

find rest with enadore going low