[8 pts.] a) You are given the logic diagram below. Complete the truth table for $\mathbf{Y} . \mathrm{H}=\mathbf{f ( A , B , C , D )}$. Hint: Bubble matching and simplify.
A.H—Do-A.L
B.H $-D_{0}-$ B. $L$
C.H—DO-C.L
DH-Do-D.L

[7 pts.] b) In this problem you will design a combinational circuit that outputs $\mathrm{C}[3: 0]$, which is the product of two 2-bit binary numbers $\mathrm{A}[1: 0]$ and $\mathrm{B}[1: 0]$, as shown in the block diagrambelow.


The multiplier is built from an appropriate interconnection of 1 -bit multipliers and $\mathbf{1}$ bit full adders:


Show how the 1 -bit multiplier and full adder modules would be interconnected, using only wires, but no extra gates or inverters.

## Problem 2 (30 points)

Complete the timing diagram for the figure below, assuming unit delays for all gates and inverters (transport delay only), and no delay in the wires. (The dashed lines in the diagram represent missing sections of the timing diagram.) Complete the table below with the voltage levels at the specified location in the timing diagram., i.e., $\mathbf{L}$ for low and $\mathbf{H}$ for high. Example: At location 0, the appropriate voltage level is H . (This problem will be graded +1 for correct, 0 for blank, and $\mathbf{- 1}$ for incorrect, with minimum score of $\mathbf{0}$ points.)

[2 pts.] a) Complete the state diagram for the following FSM, independently (f part b):


$$
Q=1 \quad Q=0
$$

[3 pts.] b) Complete the state diagram for the following 2-bit binary up counter FSM, independently of part a):

[10 pts.] c) Draw a functional timing diagram for the two FSMs above connected together with common clock, $\mathrm{CE}(\mathrm{a})$ tied to $\mathrm{CE}(\mathrm{b})$, and $\mathrm{EQ} 2(\mathrm{a})$ tied to EQ 2 (b).

[0 pts.] a) Design a state diagram for a Mealey FSM with synchronized input Z.H and output F.H, which recognizes possibly over-lapping patterns of 101 or 110 . For example, if $Z=101101$, then output $\mathrm{F}=$ 001011.

Complete the state diagram for the Mealey sequence recognizer:


You are given the following state diagram:


Comolete the state table for this state diagram.

| $\begin{aligned} & \text { Present State } \\ & \mathbf{Q}_{1} Q_{0} \end{aligned}$ | $\underset{\mathbf{A}}{\substack{\text { Inputs }}}$ | $\begin{gathered} \text { Next State } \\ \mathbf{Q}_{1} \quad \mathbf{Q} 0 \end{gathered}$ | Output OUT |
| :---: | :---: | :---: | :---: |
| 00 | 00 |  |  |
| 00 |  |  |  |
| 00 |  |  |  |
| 00 | 11 |  |  |
| 01 | 00 |  |  |
| 01 | 01 |  |  |
| 01 | 10 |  |  |
| 01 | 11 |  |  |
| 10 | 00 |  |  |
| 10 | 01 |  |  |
| 10 | 10 |  |  |
| 10 | 11 |  |  |
| 11 | 00 |  |  |
| 11 |  |  |  |
| 11 |  |  |  |
| 11 |  |  |  |


propagation delay through NOR: $\mathbf{7} \mathbf{c t}_{\text {NOR }}<12$
[14 pts.] a) Complete a detailed timing diagram (assuming maximum delays) for the FSM above using given timing data. Show all critical delays, labelling in symbolic form, i.e., $\mathrm{t}_{\text {cko }}$ not 18 ns.

[3 pts.] b) What is the minimum clock period (assuming maximum delays) for proper operation of this FSM?

13 pts.] c) If the clock period $=1000 \mathrm{~ns}$, will this FSM operate correctly? Why or why not?

