## EECS40 - Midterm \#2

April 11, 2002

Name: $\qquad$
Last, First

Signature: $\qquad$

David
Richard
Frank

## Guidelines

1. Closed book, except 2 sheets of your own notes.
2. You may use a calculator.
3. Do not unstaple the exam.
4. Show all your work and reasoning on the exam to receive full or partial credit.
5. The exam has 4 problems.

| Problem | Points possible | Your score |
| :---: | :---: | :---: |
| 1 | 20 |  |
| 2 | 20 |  |
| 3 | 30 |  |
| 4 | 30 |  |
| total |  |  |

(20) 1. Consider the diode logic (DL) circuit shown below. Fill in the table below. What logic operation does the circuit perform? Assume the diodes are perfect rectifiers and that logic low is $0-1 \mathrm{~V}$ and logic high is $4-5 \mathrm{~V}$. You must show all your work.


| $\mathbf{V}_{\mathbf{1}}$ |  |  |
| :---: | :---: | :--- |
| $\mathbf{V}_{\mathbf{2}}$ |  | $\mathbf{V}_{\mathbf{o}}$ |
| $0 \mathrm{~V}(0)$ | $0 \mathrm{~V}(0)$ |  |
| $0 \mathrm{~V}(0)$ | $5 \mathrm{~V}(1)$ |  |
| $5 \mathrm{~V}(1)$ | $0 \mathrm{~V}(0)$ |  |
| $5 \mathrm{~V}(1)$ | $5 \mathrm{~V}(1)$ |  |

Logic operation:
(20) 2. Consider the circuit shown below. Find $V_{o}$ as a function of $V_{i}$ and put your answer in the box below.

(30) 3. Consider the circuit and IV curve for M1 shown below


(6) a) Thevenize the left hand side of the circuit and put your answer in the box provided below ( 6 pts ).

(12) b) Thevenize the right hand side of the circuit and put your answer in the box provided below ( 8 pts ).

Draw the Thevenin equivalent circuit and the corresponding IV curve $\left(-\mathrm{I}_{\mathrm{D}}\right.$ versus $\mathrm{V}_{\mathrm{DS}}$ ) (4 pts). Note: We WILL cascade your errors from the Thevenin equivalent.


$$
\mathrm{V}_{\mathrm{th}}=\quad \mathrm{R}_{\mathrm{th}}=
$$

Thevenin Equivalent Circuit:

(6) c) What is the operating point of the MOSFET M1 (6 pts)? Put your answer in the box below. If you were unable to obtain answers for part a) and/or part b), then use the values shown below. Of course the values may or may not be correct:

$$
\begin{array}{ll}
\text { part a) } & \mathrm{V}_{\mathrm{th}}=2 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{th}}=2 \mathrm{k} \Omega \\
\text { part b) } & \mathrm{V}_{\text {th }}=4 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{th}}=10 \mathrm{k} \Omega
\end{array}
$$

Note: We will NOT cascade your errors or take off points for using the above values.

MOSFET M1 IV Curve

$\square$
(6) d) How much power does the MOSFET M1 absorb (6 pts)? Put your answer in the box provided below. If you were unable to obtain answers for part a), part b), and/or part c), then use the values shown below. Of course the values may or may not be correct.

$$
\begin{array}{ll}
\text { part a) } & \mathrm{V}_{\text {th }}=2 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{th}}=2 \mathrm{k} \Omega \\
& \\
\text { part b) } & \mathrm{V}_{\text {th }}=4 \mathrm{~V} \\
& \mathrm{R}_{\text {th }}=10 \mathrm{k} \Omega \\
\text { part c) } & \mathrm{V}_{\mathrm{DS}}=2 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{D}}=200 \mu \mathrm{~A}
\end{array}
$$

Note: We will NOT cascade your errors or take off points for using the above values.

(30) 4. Given the mask layout for an NMOS transistor shown below, give the process steps (i.e. recipe) to create an NMOS transistor. We are giving you a lot of freedom in regards to poly thickness, oxide thickness, and drain/source depths. However, be realistic: for example, do not grow 500 nm of gate oxide.

oxide mask
$\square$ poly mask
contact mask metal mask

Hint: If you are stuck and think Prof. Sanders and the TAs are evil, try drawing the final cross-section of $\mathrm{A}-\mathrm{A}^{\prime}$ and walk yourself step-by-step through the process.

Process Steps
1)

