| EE 240B | UC Berkeley, EECS Department |
| :--- | ---: |
| Prof. B. E. Boser | Page 1 of 5 |

## MIDTERM

## Name:

$\qquad$

SID:

| Problem | Score |
| :---: | :---: |
| 1 |  |
| 2 a |  |
| 2 b |  |
| 3 |  |
|  |  |
| Total (of 100) |  |

- 1 page of handwritten notes, double sided, 8.5 by 11 inches
- Mark all results with a box.
- Write solutions on the exam sheets. No extra pages.
- Simplify algebraic results as much as possible.
- Show derivations and explain briefly how you arrived at your result.

| EE $240 B$ | UC Berkeley, EECS Department |
| :--- | ---: |
| Prof. B. E. Boser | Page 2 of 5 |

1. [25 points] The circuit shown below is controlled by an $f_{s}=10 \mathrm{MHz}$ non-overlapping twophase clock. Calculate the standard deviation $\sqrt{\overline{v_{o T}^{2}}}$ of the noise at the output at the end of phase two.
Parameter: $C_{1}=1 \mathrm{pF}, C_{2}=5 \mathrm{pF}, G_{m}=5 \mathrm{mS}, f_{T}\left(G_{m}\right)=1.6 \mathrm{GHz}$. The switch on-resistance contributes negligible to the dynamics of the circuit.


| EE 240B | UC Berkeley, EECS Department |
| :--- | ---: |
| Prof. B. E. Boser | Page 3 of 5 |

2. The amplifier design shown below is from previous project. Your assignment is to modify it to meet new requirements. Show your work and summarize your results in the table below. Neglect slewing and all capacitors except those shown in the schematic diagram and the gate-to-source capacitances of the transistors. Model the transistors as ideal transconductors with $f_{T}=10 \mathrm{GHz} \cdot(65 \mathrm{~nm} / L)^{2}$ and $\gamma=1$. Treat each sub-problem separately, i.e. modify the original design, not a previous result.
a) [25 points] Modify the design to achieve a closed-loop phase margin of 70 degrees without changing other specifications.
b) [25 points] Modify the parameters such that the total noise from $M_{l}$ at the output is $300 \mu \mathrm{~V}$ rms.

| Parameter | Original | (a) | (b) |
| :---: | :---: | :---: | :---: |
| $C_{S}$ | 100 fF |  |  |
| $C_{f}$ | 50 fF |  |  |
| $C_{L}$ | 50 fF |  |  |
| $g_{m 1}$ | 10 mS |  |  |
| $I_{D 1}$ | $600 \mu \mathrm{~A}$ |  |  |



| EE 240B | UC Berkeley, EECS Department |
| :--- | ---: |
| Prof. B. E. Boser | Page 4 of 5 |

Extra page for calculations

| EE $240 B$ | UC Berkeley, EECS Department |
| :--- | ---: |
| Prof. B. E. Boser | Page 5 of 5 |

3. [25 points] Find the noise factor $\alpha$ (ratio of noise from all sources divided by noise only from input differential pair for differential signals) of the amplifier shown below. State your result in terms of the $V^{*} ' s$ of the transistors and multiplicity factor $M$ of devices $M_{6}$ and $M_{7}(M=1$ for all other transistors). Ignore the noise from cascodes and assume that the circuit is balanced (e.g. $M_{1}$ and $M_{2}$ are identical).
Suggestion: use the differential mode half circuit.

