

Name \_\_\_\_\_ SID \_\_\_\_\_

CS152 Computer Architecture and Engineering  
Fall 1998  
R.W. Brodersen

Midterm #2

Please write answers in  
Yours truly, \_\_\_\_\_

each page. The number of points for each problem is  
budgeted accordingly.

shown below.


#	Possible Score	
1	35	
2	15	
3	25	
4	25	
Total	100	

**Problem 1: Multi-cycle Datapath [40 points]**

For this problem, please refer to the multi-cycle datapath that the professor has provided. The datapath includes a branch predictor, a branch target cache, and a branch target buffer. The datapath is designed to be able to execute instructions that require multiple cycles. Each instruction is fetched from memory and then decoded. The datapath then performs the ALU operation, writes the result back to memory, and updates the program counter. The datapath is designed to be able to execute instructions that require multiple cycles.

draw below the datapath for the ALU operation A+B. The datapath is designed to be able to execute instructions that require multiple cycles. Each instruction is fetched from memory and then decoded. The datapath then performs the ALU operation, writes the result back to memory, and updates the program counter. The datapath is designed to be able to execute instructions that require multiple cycles.

ugh  
control  
chine  
and  
ead



**a) Micro-Programming**

Fill the missing table below for given instructions. The specification for the instructions is given in the table below. The table below indicates the behavior of the instructions.

ADD (Add immediate)

~~R~~+C1

~~P~~+1

SBN (Subtract and negate)

~~R~~1-R

~~P~~+NEG

~~E~~~~R~~+1

SWP (Swap memory)

~~R~~+C2

~~R~~-R

T-M[A]+T

M[A]~~R~~

~~P~~+1

IIG (Increment C1)

~~C~~1 (C1 is counter register)

~~R~~-NEG

~~P~~+1

Inst./Cycle	P_W	A_W	R_W	T_W	D_W	MUX1	MUX2	ALU		
ADD	0	0	1	0	0	C1	R	ADD		
2	1	0	0	0	0	P	1	ADD		
SBN	0	0	1	0	0					
2	NEG	0	0	0	0					
3	1	0	0	0	0					
SWP	0			0	0	R	C2	ADD		
2	0			0	0	R	R	SUB		
3	0			1	0	D	T	ADD		
4	1			0	0	P	1	ADD		
IIG										
2										
3										

**b) Datapath Delay**

Using the delay given below calculate minimum cycle time for multi-cycle datapath. Assume the delay between the completion of instruction and the initiation of following instruction.

Component	Delay
Sign-Extender	n <sub>s</sub>
4-Mux	n <sub>s</sub>
ALU	n <sub>s</sub>
IMEM	n <sub>s</sub>
DMEM	n <sub>s</sub>
Register-Clk-Q	n <sub>s</sub>
Register-Setup	n <sub>s</sub>
Register-Hold	n <sub>s</sub>
Control Logic	n <sub>s</sub>

Minimum cycle time: \_\_\_\_\_

**c) Complex Micro-programming**

Fill in the table with micro-codewords for the implementation of the BEQ instruction. The definition of BEQ follows:

**BEQ, C2** Branch if Equal constant. The value in register R1 is compared with the value in register R2. If equal, the value in register R3 is loaded into register R4. The value in register R5 remains unchanged.

Hint: The operation R-R will write the value in register R1 to register R2.

Inst./Cycle	P	W	A	W	R	W	T	D	W	MUX1	MUX2	ALU		
BEQ														
2														
3														
4														
5														
6														
7														
8														
9														
10														

For each instruction, consider a single-cycle implementation and a multi-cycle datapath implementation. Execute the following instructions:

Inst./Cycle	P	W	A	W	R	W	T	D	W	MUX1	MUX2	ALU		
<b>BAD</b>	0	0	0	0	1	0	R	T	ADD					
2	1	0	0	0	0	0	P	C2	ADD					
<b>BLE</b>	0	0	0	0	0	0	R	T	SUB					
2	NEG	0	0	0	0	0	P	C2	ADD					
3	1	0	0	0	0	0	P	1	ADD					
<b>LAD</b>	0	1	0	0	0	0	R	T	ADD					
2	0	0	1	0	0	0	D	C2	ADD					
3	1	0	0	0	0	0	P	1	ADD					
<b>SIG</b>	0	0	0	0	0	0	R	T	SUB					
2	0	0	NEG	0	0	0	R	T	SUB					
3	1	0	0	0	0	0	P	1	ADD					

**d) Multi-Cycle CPI**

Assuming the instruction mix below, how much slower is the minimum number of cycles per instruction in a multi-cycle datapath compared to a single-cycle datapath? (Your answer is relative to the multi-cycle version. The single-cycle datapath has a CPI of 1.0, so your answer should be "1.0x slower".)

Instruction	Frequency
BAD	10%
BLE (taken)	30%
BLE (not taken)	20%
LAD	30%
SIG	10%


Allowable increase in cycle time: \_\_\_\_\_

**e) Multi-Cycle to Single-Cycle Conversion:**

Fill in missing pieces of single-cycle data path below that are not in the original diagram. You only need to show control signals.

the original diagram shows the minimum hardware required to implement the single-cycle micro-code. The components already shown in the diagram are not to be changed.

ti-  
ction  
out.




Problem 2: Pipelining, Datapath Hazards, Forwarding

You are the lead engineer in the marketing department of a CPU manufacturer. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into two stages. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into two stages. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into two stages. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into two stages.

This course expands the number of forwarding paths. The marketing department has decided to increase the performance of the CPU by splitting the pipeline into two stages.

a) On the pipeline below, draw forwarding paths for the instructions ADD and SUB. Show the forwarding paths that would be used to resolve any hazards. Assume the registers are written before the next cycle.



b) The first group of instructions realized that these cases when simple addition instructions in the pipeline stall the next instruction which uses the data until the processor has completed the forward pass. In order to avoid this, the cases are resolved by forwarding the data to the adder. The cases are resolved by forwarding the data to the adder.

and forwarding paths are needed for forwarding to resolve these cases. The only way to avoid the hazard is to insert the data hazard resolution logic into the processor. In this case, the only way to avoid the hazard is to insert the data hazard resolution logic into the processor. In this case, the only way to avoid the hazard is to insert the data hazard resolution logic into the processor.

is bubble hit ing ubbled

Instruction Sequence	Total Number of Bubbles
\$1 (\$1) LW	
\$2 (\$2) LW	
\$3 (\$3) LW	
\$4 (\$4) LW	
\$5 (\$5) LW	
\$6 (\$6) LW	
\$7 (\$7) LW	
\$8 (\$8) LW	
\$9 (\$9) LW	
\$10 (\$10) LW	
\$11 (\$11) LW	
\$12 (\$12) SW	
\$13 (\$13) OR	

c) The hardware group is finally built into PLP but exhaustively test it before the board. Write the test cases for forwarding path.

The PLP is finally built into PLP but exhaustively test it before the board. Write the test cases for forwarding path.

side.

### Problem 3: Cache and Virtual Memory

a) Design an associative cache with the following constraints:

- Total size: 128 words
- Block size: 4 words
- Word length: 16 bits
- Total addressable memory space: 24 K word-addresses
- Write-back write-allocation policy
- Least frequently used (LFU) replacement policy

i.) How many comparators are required in the design and what is the width (in bits) of your reasoning.

ii.) How many registers are required in the design and what is the width (in bits) of your reasoning.

iii.) What is the size of the cache and explain your reasoning.

iv.) Draw a diagram of the address bit machine and indicate the bits for the cache.

v.) Fill the table below indicating the hit/miss for each request:

<b>Address</b>	3	1	7	9	5	18	13	11	2	6	27	15	22	30				
<b>H/M</b>																		

vi.) Draw a table to represent the final state of the cache.



b) What page size(s) would you use for a TLB? Explain your answer.

c) Assume you have a processor with a pipeline, requiring 5 clock cycles to complete an instruction. The processor has a branch predictor that is 75% accurate. The processor has a branch predictor that is 75% accurate. The processor has a branch predictor that is 75% accurate.

d) Decide on the delay of a branch. Compute the number of instructions that are fetched but not executed.

e) Explain how changing the delay of a branch would affect the processor's performance.

Name \_\_\_\_\_ SID \_\_\_\_\_


f) Consider a machine with a three-tiered virtual memory hierarchy as described in the table of hit rates. Assume that the physical disk is 100% miss.

Level Memory Type	L1 Cache On-chip SRAM	L2 Cache Off-chip SRAM	Main Memory DRAM	Physical Disk Hard Drive
Hit Delay	1 cycle	4 cycles	15 cycles	500,000 cycles
Hit Rate	15.7%	28.8%	55.4%	0.1%

i.) Calculate the memory access rate of the instruction stream if the instruction stream consists of 100 instructions per cycle.

ii.) Calculate the time required to read 1000 words from disk if the CPU frequency is 100 MHz and the disk transfer rate is 10 MB/s. Assume that the disk is 100% miss.

Problem4



The energy delay product is 150pJ and the energy dissipation per cycle is 5pJ.

The problem can be solved by executing the following program:

```

sum1 = 0
sum2 = 0
FOR I = 1,2 DO
{sum1 = sum1 + a[i]b[i]
  sum2 = sum2 + a[i]}
    
```

```

Assume registers already contain the necessary data
$s1 = a[1]      $s2 = a[2]
$t1 = b[1]      $t2 = b[2]
$s3 = sum1      $s4 = sum2
    
```

Compile the program into machine language using the following format and order the instructions to minimize execution time.

Aux	Bux	Rs	Rt	Rd	We		Comments
1/0	1/0	\$Rs	\$Rt	\$Rd	1/0		

What is the minimum number of cycles required to execute the program? \_\_\_\_\_

What is the maximum number of operations performed during the execution of the program? \_\_\_\_\_

Does the pipeline register at the top of the pipeline decrease the number of cycles required to execute the program? \_\_\_\_\_

What is the minimum number of cycles required to execute the program (assuming energy is not a concern)? \_\_\_\_\_

The voltage delay setup formula:

$$T_{\text{delay}}(V_{\text{supply}}) = \text{delay}(V_{\text{th}}) / (V_{\text{supply}} - V_{\text{th}})$$

By reducing the voltage in the execution register was added, the energy consumed. What

time is created by following

time for pipeline power dissipation?

Name \_\_\_\_\_

SID \_\_\_\_\_

---